component
LT3045EMSE#TRPBF
Public Made by Adomby adom
Analog Devices Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, MSOP-12-EP. KiCad symbol, footprint and 3D as used on Adom boards; pin functions from the manufacturer datasheet.
← Commit history
page.json+203−30@@ -1,28 +1,35 @@ { "schema_version": 1,- "slug": "lt3045emse-trpbf", "type": "component",- "kind": "component",+ "slug": "lt3045emse-trpbf", "title": "LT3045EMSE#TRPBF", "brief": "Analog Devices Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, MSOP-12-EP. KiCad symbol, footprint and 3D as used on Adom boards; pin functions from the manufacturer datasheet.", "version": "0.1.0",- "because": "No wiki page exists for this MPN: searched the wiki registry by MPN, slug and LCSC number on 2026-10-16 under every owner; no match.",- "hero": {- "type": "billboard",- "headline": "LT3045EMSE#TRPBF",- "subhead": "Analog Devices Voltage Regulators - Linear, Low Drop Out (LDO) Regulators",- "screenshot": "docs/hero.png",- "chrome": false- },+ "license": "CC-BY-SA-4.0",+ "tags": [+ "component",+ "power management (pmic)",+ "lt3045emse-trpbf",+ "board-derived",+ "staged-for-validation"+ ], "component": { "mpn": "LT3045EMSE#TRPBF", "manufacturer": "Analog Devices", "package": "MSOP-12-EP",- "pin_count": null,+ "pin_count": 13, "category": "Power Management (PMIC)", "subcategory": "Voltage Regulators - Linear, Low Drop Out (LDO) Regulators",- "body_size": null,- "parts": {},+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588886313106362368",+ "parts": {+ "symbol": "lt3045emse-trpbf.kicad_sym",+ "footprint": "lt3045emse-trpbf.kicad_mod",+ "model_3d": "lt3045emse-trpbf-etched.glb",+ "model_3d_plain": "lt3045emse-trpbf.glb",+ "model_3d_step": "lt3045emse-trpbf-etched.step",+ "model_3d_step_plain": "lt3045emse-trpbf.step",+ "lbr": "lt3045emse-trpbf.lbr"+ }, "distributor_links": { "digikey": { "part": "505-LT3045EMSE#TRPBFTR-ND",@@ -37,31 +44,197 @@ "url": "https://www.lcsc.com/product-detail/C666577.html" } },- "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588886313106362368"+ "pins": [+ {+ "number": "1",+ "name": "IN",+ "type": "power_in",+ "description": "Input supply (shared with pins 2 and 3). Operating range 1.8V to 20V (abs max ±22V). Requires a bypass capacitor (≥4.7µF typ) close to the pin; include higher capacitance for large load transients. [datasheet p.12]"+ },+ {+ "number": "2",+ "name": "IN",+ "type": "passive",+ "description": "Input supply (shared with pins 2 and 3). Operating range 1.8V to 20V (abs max ±22V). Requires a bypass capacitor (≥4.7µF typ) close to the pin; include higher capacitance for large load transients. [datasheet p.12]"+ },+ {+ "number": "3",+ "name": "IN",+ "type": "passive",+ "description": "Input supply (shared with pins 2 and 3). Operating range 1.8V to 20V (abs max ±22V). Requires a bypass capacitor (≥4.7µF typ) close to the pin; include higher capacitance for large load transients. [datasheet p.12]"+ },+ {+ "number": "4",+ "name": "EN/UV",+ "type": "input",+ "description": "Enable / Undervoltage Lockout input. Pulling low (<1.18V typ) places the part in shutdown (IQ drops to <1µA). Rising trip point 1.24V typ with 130mV hysteresis. Can be driven by a resistor divider from IN to set a programmable input UVLO threshold. Absolute max ±22V. Tie to IN if unused — do not float. [datasheet p.12]"+ },+ {+ "number": "5",+ "name": "PG",+ "type": "open_collector",+ "description": "Power Good open-collector flag. Pulls low when PGFB is below 300mV (output out of regulation). Absolute max −0.3V to 22V. Float if unused. A parasitic substrate diode exists between PG and GND; do not pull below −0.3V. [datasheet p.12]"+ },+ {+ "number": "6",+ "name": "ILIM",+ "type": "passive",+ "description": "Current Limit Programming pin. Connect a resistor from ILIM to GND to program the current limit; programming scale factor ≈150mA·kΩ (e.g. 300Ω → 500mA limit). ILIM mirrors output current (1:500), so can be monitored as a 0V–300mV current-sense output. Tie to GND if programmable limit is not needed. Absolute max −0.3V to 1V. [datasheet p.12]"+ },+ {+ "number": "7",+ "name": "PGFB",+ "type": "input",+ "description": "Power Good Feedback input. PG asserts (pulls high / releases) when PGFB rises above 300mV typ (7mV hysteresis). Set the trip voltage with a divider between OUT, PGFB and GND: VOUT,trip = 0.3V·(1 + RPG2/RPG1). Also enables the fast start-up circuitry. Tie to IN if unused. Absolute max −0.3V to 22V. [datasheet p.12]"+ },+ {+ "number": "8",+ "name": "SET",+ "type": "passive",+ "description": "Error-amplifier inverting input and output-voltage set point. SET sources a precision 100µA (±1% initial) reference current; VOUT = 100µA · RSET sets the output from 0V to 15V. A capacitor from SET to GND improves noise, PSRR and transient response at the cost of start-up time. Kelvin-connect the SET resistor's ground to the load. Absolute max −0.3V to 16V, ±20mA. [datasheet p.12]"+ },+ {+ "number": "9",+ "name": "GND",+ "type": "power_in",+ "description": "Ground return. Tie to the exposed pad (pin 13) and to the ground sides of CSET and COUT. [datasheet p.12]"+ },+ {+ "number": "10",+ "name": "OUTS",+ "type": "input",+ "description": "Output Sense — non-inverting input of the error amplifier. Kelvin-connect OUTS directly to the output capacitor and the load for best transient performance and load regulation. OUT-to-OUTS differential ±1.2V max. Absolute max −0.3V to 16V, ±20mA. [datasheet p.13]"+ },+ {+ "number": "11",+ "name": "OUT",+ "type": "power_out",+ "description": "Regulated output (shared with pin 12). Supplies the load; requires a minimum 10µF ceramic output capacitor with ESR <20mΩ and ESL <2nH for stability. Delivers up to 500mA; adjustable 0V to 15V. Absolute max −0.3V to 16V. [datasheet p.13]"+ },+ {+ "number": "12",+ "name": "OUT",+ "type": "passive",+ "description": "Regulated output (shared with pin 12). Supplies the load; requires a minimum 10µF ceramic output capacitor with ESR <20mΩ and ESL <2nH for stability. Delivers up to 500mA; adjustable 0V to 15V. Absolute max −0.3V to 16V. [datasheet p.13]"+ },+ {+ "number": "13",+ "name": "GND",+ "type": "passive",+ "description": "Ground return. Tie to the exposed pad (pin 13) and to the ground sides of CSET and COUT. [datasheet p.12]"+ }+ ],+ "provenance": {+ "factory_chain": {+ "pipeline": "adom-parts (board-derived) 0.1",+ "pins": "KiCad symbol from the source board + adom-ds2sf datasheet extraction (claude-opus-4-7)",+ "at": "2026-10-16"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588886313106362368",+ "pages": 32,+ "sha256": "79a19c48f10093ebc869285b2d3ccd52766d63f4d2861f138b58e728080d2caf",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official libraries (CC-BY-SA 4.0); footprint and symbol as used on Adom boards",+ "pins": {+ "total": 13,+ "described": 13,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "lt3045emse-trpbf.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin",+ "seat": "z = 0 (PCB top surface)",+ "extents_mm": [+ 4.9,+ 4.039,+ 0.95+ ],+ "zmin_mm": -0.0,+ "footprint_binding": "identity",+ "sha256": "aa91d924a017af1cf431a9ac1a666764cb189eca8b73b8867170c8507343c645",+ "checked": "2026-10-16",+ "checked_by": "adom-parts/partstep.py (placement inverse from the source board; centroid-matched to KiCad library models on 59 reference cases)"+ },+ {+ "file": "lt3045emse-trpbf-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin",+ "seat": "z = 0 (PCB top surface)",+ "extents_mm": [+ 4.9,+ 4.039,+ 0.952+ ],+ "zmin_mm": -0.0,+ "footprint_binding": "identity",+ "sha256": "ffe31a3b0784f35925731cae4398558ee81a504257f78d3559c9b08991de0358",+ "checked": "2026-10-16",+ "checked_by": "adom-parts/partstep.py (placement inverse from the source board; centroid-matched to KiCad library models on 59 reference cases)"+ }+ ] },- "tags": [- "component",- "power management (pmic)",- "lt3045emse-trpbf",- "board-derived",- "staged-for-validation"+ "metadata": {+ "specs": {+ "Manufacturer": "Analog Devices",+ "Package": "MSOP-12-EP",+ "Category": "Power Management (PMIC)",+ "Pins": "13",+ "LCSC": "C666577"+ }+ },+ "variants": [],+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info" ], "discovery_triggers": [ "lt3045emse-trpbf", "lt3045emse#trpbf" ],- "license": "CC-BY-SA-4.0",- "visibility": {- "public": false- },+ "discovery_pitch": "LT3045EMSE#TRPBF (Analog Devices) component page: pinout, KiCad symbol, footprint and 3D.", "author": { "name": "Caleb", "email": "[email protected]" },- "sample_prompts": [],- "discovery_pitch": null,- "metadata": {},- "created_at": "2026-10-16T23:36:08.537Z",- "updated_at": "2026-10-16T23:36:08.537Z",- "org": "adom"+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "verification.json",+ "lt3045emse-trpbf.kicad_sym",+ "lt3045emse-trpbf.kicad_mod",+ "lt3045emse-trpbf-etched.glb",+ "lt3045emse-trpbf-etched.step",+ "lt3045emse-trpbf.glb",+ "lt3045emse-trpbf.step",+ "lt3045emse-trpbf.lbr",+ "docs/hero.png",+ "docs/lt3045emse-trpbf-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "visibility": {+ "public": false+ } }