← Commit history

Initial commit: component/lmr51420yfddcr

Ray ·996693da30 ·13d ago
2 files changed +171
README.mdadded+42
@@ -0,0 +1,42 @@+# LMR51420YFDDCR++**Texas Instruments** · DC-DC Converters · SOT-23-6++LMR51420YFDDCR from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | GND | power_in | Power ground terminal connected to the source of the low-side FET; connect to system ground and the ground side of CIN and COUT with the shortest possible path to CIN. |+| 2 | SW | output | Switching output connected to the source of the high-side FET and drain of the low-side FET; connect this pin to the power inductor. |+| 3 | VIN | power_in | Supply input terminal to internal bias LDO and high-side FET; input bypass capacitors must be directly connected to this pin and GND. |+| 4 | FB | input | Feedback input to the converter for setting output voltage via resistor divider; never short this pin to ground during operation. |+| 5 | EN | input | Precision enable input (high = on, low = off) that must not float and allows adjustable UVLO via external resistor divider. |+| 6 | CB | output | Bootstrap capacitor connection for the high-side FET driver; connect a high-quality 100-nF capacitor from this pin to the SW pin. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOT-23-6 |+| Category | Power Management (PMIC) |+| Pins | 6 |++## CAD (KiCad official)++- Symbol: `LMR51420YFDDCR`+- Footprint: `Package_TO_SOT_SMD:SOT-23-6`+- 3D model: SOT-23-6 (KiCad packages3D, STEP)+- 3D model files: `lmr51420yfddcr-etched.step` / `lmr51420yfddcr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `lmr51420yfddcr.step` / `lmr51420yfddcr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590903382012354560) (33 pp, sha256 `0ad3d2ef438f42ca`, retrieved 2026-09-23, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/lmr51420yfddcr-datasheet.pdf)
page.jsonadded+129
@@ -0,0 +1,129 @@+{+  "slug": "lmr51420yfddcr",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments DC-DC Converters, SOT-23-6. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "lmr51420yfddcr",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "lmr51420yfddcr.kicad_sym",+    "lmr51420yfddcr.kicad_mod",+    "lmr51420yfddcr.glb",+    "lmr51420yfddcr.step",+    "lmr51420yfddcr.lbr",+    "docs/hero.png",+    "docs/lmr51420yfddcr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "LMR51420YFDDCR",+    "manufacturer": "Texas Instruments",+    "package": "SOT-23-6",+    "pin_count": 6,+    "category": "Power Management (PMIC)",+    "subcategory": "DC-DC Converters",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590903382012354560",+    "parts": {+      "symbol": "lmr51420yfddcr.kicad_sym",+      "footprint": "lmr51420yfddcr.kicad_mod",+      "model_3d": "lmr51420yfddcr-etched.glb",+      "model_3d_plain": "lmr51420yfddcr.glb",+      "model_3d_step": "lmr51420yfddcr-etched.step",+      "model_3d_step_plain": "lmr51420yfddcr.step",+      "lbr": "lmr51420yfddcr.lbr"+    },+    "distributor_links": {+      "lcsc": "C7296200"+    },+    "pins": [+      {+        "number": "1",+        "name": "GND",+        "type": "power_in",+        "description": "Power ground terminal connected to the source of the low-side FET; connect to system ground and the ground side of CIN and COUT with the shortest possible path to CIN."+      },+      {+        "number": "2",+        "name": "SW",+        "type": "output",+        "description": "Switching output connected to the source of the high-side FET and drain of the low-side FET; connect this pin to the power inductor."+      },+      {+        "number": "3",+        "name": "VIN",+        "type": "power_in",+        "description": "Supply input terminal to internal bias LDO and high-side FET; input bypass capacitors must be directly connected to this pin and GND."+      },+      {+        "number": "4",+        "name": "FB",+        "type": "input",+        "description": "Feedback input to the converter for setting output voltage via resistor divider; never short this pin to ground during operation."+      },+      {+        "number": "5",+        "name": "EN",+        "type": "input",+        "description": "Precision enable input (high = on, low = off) that must not float and allows adjustable UVLO via external resistor divider."+      },+      {+        "number": "6",+        "name": "CB",+        "type": "output",+        "description": "Bootstrap capacitor connection for the high-side FET driver; connect a high-quality 100-nF capacitor from this pin to the SW pin."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.2",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.2",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 33,+        "cost_usd": 0.3289,+        "at": "2026-09-23T05:54:50"+      },+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590903382012354560",+        "pages": 33,+        "sha256": "0ad3d2ef438f42ca",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 6,+        "described": 6,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file