component
LM5155DSSR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, WSON-12-EP(2x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+50@@ -0,0 +1,50 @@+# LM5155DSSR++**Texas Instruments** · DC-DC Converters · WSON-12-EP(2x3)++LM5155DSSR from Texas Instruments, in a WSON-12-EP(2x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | BIAS | power_in | Power voltage input for VCC regulator with bypass capacitor to PGND, operating range 3.5V to 45V. |+| 2 | VCC | power_out | Regulated 6.85V output from internal VCC regulator powering MOSFET driver with ceramic bypass capacitor to PGND. |+| 3 | GATE | output | N-channel MOSFET gate drive output with 1.5A peak current capacity, connect directly to gate through short, low-inductance path. |+| 4 | PGND | power_in | Power ground pin connected through wide, short, low-inductance path directly to current sense resistor ground. |+| 5 | CS | input | Current sense input pin for peak current mode control at -0.3V to +0.3V DC range, connect to positive side of sense resistor. |+| 6 | COMP | output | Transconductance error amplifier output with 10MΩ output impedance and 2.5V to 2.8V clamp voltage, connect loop compensation to PGND. |+| 7 | AGND | power_in | Analog ground pin connected through wide, short path to analog ground plane. |+| 8 | FB | input | Error amplifier inverting input with 1V internal reference and 3.8V absolute maximum, voltage divider from output sets boost/SEPIC regulation with low-side resistor to AGND. |+| 9 | SS | input | Soft-start programming pin with internal 10µA current source charging external capacitor to set error amplifier reference ramp rate, capacitor ground to AGND. |+| 10 | RT | input | Switching frequency programming pin using single resistor between RT and AGND to set 100kHz to 2.2MHz operating frequency. |+| 11 | PGOOD | output | Open-drain power good indicator pulling low when FB falls below 90% VREF undervoltage threshold, requires pull-up resistor to system voltage rail. |+| 12 | UVLO/EN/SYNC | input | Undervoltage lockout and synchronization input programmed via resistor divider to supply voltage for startup/shutdown threshold or synchronized to external clock via negative pulses, must not float and connect to BIAS when unused. |+| 13 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | WSON-12-EP(2x3) |+| Category | Power Management (PMIC) |+| Pins | 13 |++## CAD (KiCad official)++- Symbol: `LM5155DSSR`+- Footprint: `Package_SON:WSON-12-1EP_3x2mm_P0.5mm_EP1x2.65`+- 3D model: WSON-12-EP(2x3), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.75 mm nominal WSON height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)+- 3D model files: `lm5155dssr-etched.step` / `lm5155dssr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `lm5155dssr.step` / `lm5155dssr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/lm51551) (47 pp, sha256 `bd3a89d2b1c0634e`, retrieved 2026-10-01, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/lm5155dssr-datasheet.pdf)
page.jsonadded+186@@ -0,0 +1,186 @@+{+ "slug": "lm5155dssr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments DC-DC Converters, WSON-12-EP(2x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power management (pmic)",+ "lm5155dssr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "lm5155dssr.kicad_sym",+ "lm5155dssr.kicad_mod",+ "lm5155dssr.glb",+ "lm5155dssr.step",+ "lm5155dssr.lbr",+ "docs/hero.png",+ "docs/lm5155dssr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "component": {+ "mpn": "LM5155DSSR",+ "manufacturer": "Texas Instruments",+ "package": "WSON-12-EP(2x3)",+ "pin_count": 13,+ "category": "Power Management (PMIC)",+ "subcategory": "DC-DC Converters",+ "datasheet": "https://www.ti.com/cn/lit/gpn/lm51551",+ "parts": {+ "symbol": "lm5155dssr.kicad_sym",+ "footprint": "lm5155dssr.kicad_mod",+ "model_3d": "lm5155dssr-etched.glb",+ "model_3d_plain": "lm5155dssr.glb",+ "model_3d_step": "lm5155dssr-etched.step",+ "model_3d_step_plain": "lm5155dssr.step",+ "lbr": "lm5155dssr.lbr"+ },+ "distributor_links": {+ "lcsc": "C545416",+ "digikey": "296-LM5155DSSRTR-ND",+ "mouser": "595-LM5155DSSR"+ },+ "distributor_check": {+ "checked_at": "2026-10-01T17:15:59Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-LM5155DSSRTR-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-LM5155DSSR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "BIAS",+ "type": "power_in",+ "description": "Power voltage input for VCC regulator with bypass capacitor to PGND, operating range 3.5V to 45V."+ },+ {+ "number": "2",+ "name": "VCC",+ "type": "power_out",+ "description": "Regulated 6.85V output from internal VCC regulator powering MOSFET driver with ceramic bypass capacitor to PGND."+ },+ {+ "number": "3",+ "name": "GATE",+ "type": "output",+ "description": "N-channel MOSFET gate drive output with 1.5A peak current capacity, connect directly to gate through short, low-inductance path."+ },+ {+ "number": "4",+ "name": "PGND",+ "type": "power_in",+ "description": "Power ground pin connected through wide, short, low-inductance path directly to current sense resistor ground."+ },+ {+ "number": "5",+ "name": "CS",+ "type": "input",+ "description": "Current sense input pin for peak current mode control at -0.3V to +0.3V DC range, connect to positive side of sense resistor."+ },+ {+ "number": "6",+ "name": "COMP",+ "type": "output",+ "description": "Transconductance error amplifier output with 10MΩ output impedance and 2.5V to 2.8V clamp voltage, connect loop compensation to PGND."+ },+ {+ "number": "7",+ "name": "AGND",+ "type": "power_in",+ "description": "Analog ground pin connected through wide, short path to analog ground plane."+ },+ {+ "number": "8",+ "name": "FB",+ "type": "input",+ "description": "Error amplifier inverting input with 1V internal reference and 3.8V absolute maximum, voltage divider from output sets boost/SEPIC regulation with low-side resistor to AGND."+ },+ {+ "number": "9",+ "name": "SS",+ "type": "input",+ "description": "Soft-start programming pin with internal 10µA current source charging external capacitor to set error amplifier reference ramp rate, capacitor ground to AGND."+ },+ {+ "number": "10",+ "name": "RT",+ "type": "input",+ "description": "Switching frequency programming pin using single resistor between RT and AGND to set 100kHz to 2.2MHz operating frequency."+ },+ {+ "number": "11",+ "name": "PGOOD",+ "type": "output",+ "description": "Open-drain power good indicator pulling low when FB falls below 90% VREF undervoltage threshold, requires pull-up resistor to system voltage rail."+ },+ {+ "number": "12",+ "name": "UVLO/EN/SYNC",+ "type": "input",+ "description": "Undervoltage lockout and synchronization input programmed via resistor divider to supply voltage for startup/shutdown threshold or synchronized to external clock via negative pulses, must not float and connect to BIAS when unused."+ },+ {+ "number": "13",+ "name": "EP",+ "type": "passive",+ "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.2",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.2",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [],+ "pages_sent": 47,+ "cost_usd": 0.3295,+ "at": "2026-10-01T17:15:40"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/lm51551",+ "pages": 47,+ "sha256": "bd3a89d2b1c0634e",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 13,+ "described": 13,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}