component
LD29150DT50R
Public Made by Adomby adom
STMicroelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, TO-252-2(DPAK). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+39@@ -0,0 +1,39 @@+# LD29150DT50R++**STMicroelectronics** · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TO-252-2(DPAK)++LD29150DT50R from STMicroelectronics, in a TO-252-2(DPAK). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | OUTPUT | power_out | Regulated output voltage pin (5.0 V for the DT50R fixed version); the top lead of the three formed leads shown in the DPAK top-view pin connection diagram. |+| 2 | GND | power_in | Ground reference pin; the middle formed lead in the DPAK pin connection diagram, internally connected to the metal mounting tab. |+| 3 | INPUT | power_in | Unregulated DC input voltage pin (up to 30 V absolute maximum); the bottom formed lead in the DPAK pin connection diagram. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | TO-252-2(DPAK) |+| Category | Power Management (PMIC) |+| Pins | 3 |++## CAD (KiCad official)++- Symbol: `LD29150DT50R`+- Footprint: `Package_TO_SOT_SMD:TO-252-2`+- 3D model: TO-252-2(DPAK) (KiCad packages3D, STEP)+- 3D model files: `ld29150dt50r-etched.step` / `ld29150dt50r-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ld29150dt50r.step` / `ld29150dt50r.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586203882074202112) (23 pp, sha256 `ad7a2db22d2dee75`, retrieved 2026-09-24, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-sonnet-5` (text+vision), consensus `claude-opus-4-8` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/ld29150dt50r-datasheet.pdf)
page.jsonadded+115@@ -0,0 +1,115 @@+{+ "slug": "ld29150dt50r",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, TO-252-2(DPAK). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power management (pmic)",+ "ld29150dt50r",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "ld29150dt50r.kicad_sym",+ "ld29150dt50r.kicad_mod",+ "ld29150dt50r.glb",+ "ld29150dt50r.step",+ "ld29150dt50r.lbr",+ "docs/hero.png",+ "docs/ld29150dt50r-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "component": {+ "mpn": "LD29150DT50R",+ "manufacturer": "STMicroelectronics",+ "package": "TO-252-2(DPAK)",+ "pin_count": 3,+ "category": "Power Management (PMIC)",+ "subcategory": "Voltage Regulators - Linear, Low Drop Out (LDO) Regulators",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586203882074202112",+ "parts": {+ "symbol": "ld29150dt50r.kicad_sym",+ "footprint": "ld29150dt50r.kicad_mod",+ "model_3d": "ld29150dt50r-etched.glb",+ "model_3d_plain": "ld29150dt50r.glb",+ "model_3d_step": "ld29150dt50r-etched.step",+ "model_3d_step_plain": "ld29150dt50r.step",+ "lbr": "ld29150dt50r.lbr"+ },+ "distributor_links": {+ "lcsc": "C157411"+ },+ "pins": [+ {+ "number": "1",+ "name": "OUTPUT",+ "type": "power_out",+ "description": "Regulated output voltage pin (5.0 V for the DT50R fixed version); the top lead of the three formed leads shown in the DPAK top-view pin connection diagram."+ },+ {+ "number": "2",+ "name": "GND",+ "type": "power_in",+ "description": "Ground reference pin; the middle formed lead in the DPAK pin connection diagram, internally connected to the metal mounting tab."+ },+ {+ "number": "3",+ "name": "INPUT",+ "type": "power_in",+ "description": "Unregulated DC input voltage pin (up to 30 V absolute maximum); the bottom formed lead in the DPAK pin connection diagram."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.2",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.2",+ "primary_model": "claude-sonnet-5",+ "primary_mode": "text+vision",+ "consensus_model": "claude-opus-4-8",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The datasheet's pin-connection figure (Figure 3, page 4) labels the DPAK leads only by signal name (",+ "dropped thermal pad ['EP'] absent from footprint",+ "vision extraction: provenance cannot be text-verified; needs consensus"+ ],+ "pages_sent": 23,+ "cost_usd": 0.6704,+ "at": "2026-09-24T06:59:13"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586203882074202112",+ "pages": 23,+ "sha256": "ad7a2db22d2dee75",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 3,+ "described": 3,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}