component
LD1117V50C
Public Made by Adomby adom
STMicroelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, TO-220. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+39@@ -0,0 +1,39 @@+# LD1117V50C++**STMicroelectronics** · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TO-220++LD1117V50C from STMicroelectronics, in a TO-220. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | GND | power_in | Ground reference pin (labelled ADJ/GND in the pin drawing; ground on the fixed 5.0 V version, adjustment pin on the adjustable version). |+| 2 | VOUT | power_out | Regulated 5 V output (4.9 to 5.1 V over 0 to 800 mA) with a minimum 10 µF output capacitor for stability; the TAB is also connected to VOUT. |+| 3 | VIN | power_in | Input supply pin; operating input voltage is 15 V maximum (absolute maximum 15 V, or 18 V when IOUT is below 20 mA). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | TO-220 |+| Category | Power Management (PMIC) |+| Pins | 3 |++## CAD (KiCad official)++- Symbol: `LD1117V50C`+- Footprint: `Package_TO_SOT_THT:TO-220-3_Vertical`+- 3D model: TO-220 (KiCad packages3D, STEP)+- 3D model files: `ld1117v50c-etched.step` / `ld1117v50c-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ld1117v50c.step` / `ld1117v50c.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590455900080005120) (46 pp, sha256 `eb9bdaeee6a99a12`, retrieved 2026-10-06, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/ld1117v50c-datasheet.pdf)
page.jsonadded+132@@ -0,0 +1,132 @@+{+ "slug": "ld1117v50c",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, TO-220. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power management (pmic)",+ "ld1117v50c",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "ld1117v50c.kicad_sym",+ "ld1117v50c.kicad_mod",+ "ld1117v50c.glb",+ "ld1117v50c.step",+ "ld1117v50c.lbr",+ "docs/hero.png",+ "docs/ld1117v50c-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "ld1117v50c-hero.glb",+ "ld1117v50c-hero.overlay.json"+ ],+ "component": {+ "mpn": "LD1117V50C",+ "manufacturer": "STMicroelectronics",+ "package": "TO-220",+ "pin_count": 3,+ "category": "Power Management (PMIC)",+ "subcategory": "Voltage Regulators - Linear, Low Drop Out (LDO) Regulators",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590455900080005120",+ "parts": {+ "symbol": "ld1117v50c.kicad_sym",+ "footprint": "ld1117v50c.kicad_mod",+ "model_3d": "ld1117v50c-hero.glb",+ "model_3d_plain": "ld1117v50c.glb",+ "model_3d_step": "ld1117v50c-etched.step",+ "model_3d_step_plain": "ld1117v50c.step",+ "lbr": "ld1117v50c.lbr"+ },+ "distributor_links": {+ "lcsc": 3750448,+ "digikey": "497-17906-ND",+ "mouser": "511-LD1117V50C"+ },+ "distributor_check": {+ "checked_at": "2026-10-06T16:40:45Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-17906-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "511-LD1117V50C",+ "status": "found",+ "lifecycle": "Obsolete"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "GND",+ "type": "power_in",+ "description": "Ground reference pin (labelled ADJ/GND in the pin drawing; ground on the fixed 5.0 V version, adjustment pin on the adjustable version)."+ },+ {+ "number": "2",+ "name": "VOUT",+ "type": "power_out",+ "description": "Regulated 5 V output (4.9 to 5.1 V over 0 to 800 mA) with a minimum 10 µF output capacitor for stability; the TAB is also connected to VOUT."+ },+ {+ "number": "3",+ "name": "VIN",+ "type": "power_in",+ "description": "Input supply pin; operating input voltage is 15 V maximum (absolute maximum 15 V, or 18 V when IOUT is below 20 mA)."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: Pin configuration diagram on page 6 was not clearly readable from OCR output; pin assignment (1=VIN,",+ "dropped thermal pad ['EP'] absent from footprint",+ "1/3 pins cited to the wrong page (name found elsewhere): ['2:GND@p6']"+ ],+ "pages_sent": 46,+ "cost_usd": 0.3081,+ "at": "2026-10-06T16:40:15"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590455900080005120",+ "pages": 46,+ "sha256": "eb9bdaeee6a99a12",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 3,+ "described": 3,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}