← Commit history

Initial commit: component/l4984dtr

Ray ·7cfe3581c4 ·8d ago
2 files changed +214
README.mdadded+46
@@ -0,0 +1,46 @@+# L4984DTR++**STMicroelectronics** · AC-DC Controllers And Regulators · SSOP-10-150mil++L4984DTR from STMicroelectronics, in a SSOP-10-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | INV | input | Inverting input of error amplifier with 2.5 V reference voltage for PFC output voltage feedback control. |+| 2 | COMP | output | Error amplifier output for voltage loop compensation with internal clamp at 2.4 V to enable burst-mode operation. |+| 3 | MULT | input | Sinusoidal reference input to multiplier for line-current shaping, operating range 0-3 V with internal clamp at 9.5 V. |+| 4 | CS | input | PWM comparator input for MOSFET drain current sensing with 220 ns digital leading-edge blanking and 1.7 V saturation detection for boost inductor protection. |+| 5 | VFF | input | Voltage feedforward input for 1/V2 line-voltage compensation with external RC network (RFF 100 kΩ-2 MΩ, CFF capacitor) and brownout detection below 0.8 V. |+| 6 | PFC_OK | input | Output voltage overvoltage protection monitor with threshold at 2.5 V, feedback failure detection when VPFC_OK > 2.5 V and VINV < 1.66 V, and disable function at 0.23 V. |+| 7 | TIMER | output | Timing capacitor node charged by 142-163 µA internal current source during MOSFET off-time to generate frequency-set ramp. |+| 8 | GND | power_in | Ground return for signal circuits and gate driver with separate PCB trace routing from sense resistor to prevent coupling with bias network grounds. |+| 9 | GD | tri_state | Totem pole gate driver output capable of 600 mA source current and 800 mA sink current with high-level output voltage clamped at 12 V. |+| 10 | VCC | power_in | Positive supply voltage (operating range 10.3-22.5 V) for signal and gate driver circuits with internal 22.5 V minimum zener clamp. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | SSOP-10-150mil |+| Category | Power Management (PMIC) |+| Pins | 10 |++## CAD (KiCad official)++- Symbol: `L4984DTR`+- Footprint: `Package_SO:SSOP-10_3.9x4.9mm_P1.00mm`+- 3D model: SSOP-10-150mil (KiCad packages3D, STEP)+- 3D model files: `l4984dtr-etched.step` / `l4984dtr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `l4984dtr.step` / `l4984dtr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588881791050788864) (35 pp, sha256 `ddbe33bb11823bd2`, retrieved 2026-09-27, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-4-6` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/l4984dtr-datasheet.pdf)
page.jsonadded+168
@@ -0,0 +1,168 @@+{+  "slug": "l4984dtr",+  "version": "0.1.0",+  "type": "component",+  "description": "STMicroelectronics AC-DC Controllers And Regulators, SSOP-10-150mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "l4984dtr",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "l4984dtr.kicad_sym",+    "l4984dtr.kicad_mod",+    "l4984dtr.glb",+    "l4984dtr.step",+    "l4984dtr.lbr",+    "docs/hero.png",+    "docs/l4984dtr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "L4984DTR",+    "manufacturer": "STMicroelectronics",+    "package": "SSOP-10-150mil",+    "pin_count": 10,+    "category": "Power Management (PMIC)",+    "subcategory": "AC-DC Controllers And Regulators",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588881791050788864",+    "parts": {+      "symbol": "l4984dtr.kicad_sym",+      "footprint": "l4984dtr.kicad_mod",+      "model_3d": "l4984dtr-etched.glb",+      "model_3d_plain": "l4984dtr.glb",+      "model_3d_step": "l4984dtr-etched.step",+      "model_3d_step_plain": "l4984dtr.step",+      "lbr": "l4984dtr.lbr"+    },+    "distributor_links": {+      "lcsc": "C163550",+      "digikey": "497-13700-2-ND",+      "mouser": "511-L4984DTR"+    },+    "distributor_check": {+      "checked_at": "2026-09-27T08:13:48Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "497-13700-2-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "511-L4984DTR",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "INV",+        "type": "input",+        "description": "Inverting input of error amplifier with 2.5 V reference voltage for PFC output voltage feedback control."+      },+      {+        "number": "2",+        "name": "COMP",+        "type": "output",+        "description": "Error amplifier output for voltage loop compensation with internal clamp at 2.4 V to enable burst-mode operation."+      },+      {+        "number": "3",+        "name": "MULT",+        "type": "input",+        "description": "Sinusoidal reference input to multiplier for line-current shaping, operating range 0-3 V with internal clamp at 9.5 V."+      },+      {+        "number": "4",+        "name": "CS",+        "type": "input",+        "description": "PWM comparator input for MOSFET drain current sensing with 220 ns digital leading-edge blanking and 1.7 V saturation detection for boost inductor protection."+      },+      {+        "number": "5",+        "name": "VFF",+        "type": "input",+        "description": "Voltage feedforward input for 1/V2 line-voltage compensation with external RC network (RFF 100 kΩ-2 MΩ, CFF capacitor) and brownout detection below 0.8 V."+      },+      {+        "number": "6",+        "name": "PFC_OK",+        "type": "input",+        "description": "Output voltage overvoltage protection monitor with threshold at 2.5 V, feedback failure detection when VPFC_OK > 2.5 V and VINV < 1.66 V, and disable function at 0.23 V."+      },+      {+        "number": "7",+        "name": "TIMER",+        "type": "output",+        "description": "Timing capacitor node charged by 142-163 µA internal current source during MOSFET off-time to generate frequency-set ramp."+      },+      {+        "number": "8",+        "name": "GND",+        "type": "power_in",+        "description": "Ground return for signal circuits and gate driver with separate PCB trace routing from sense resistor to prevent coupling with bias network grounds."+      },+      {+        "number": "9",+        "name": "GD",+        "type": "tri_state",+        "description": "Totem pole gate driver output capable of 600 mA source current and 800 mA sink current with high-level output voltage clamped at 12 V."+      },+      {+        "number": "10",+        "name": "VCC",+        "type": "power_in",+        "description": "Positive supply voltage (operating range 10.3-22.5 V) for signal and gate driver circuits with internal 22.5 V minimum zener clamp."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.2",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.2",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-4-6",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 35,+        "cost_usd": 0.3059,+        "at": "2026-09-27T08:13:32"+      },+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588881791050788864",+        "pages": 35,+        "sha256": "ddbe33bb11823bd2",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 10,+        "described": 10,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file