component
L4931CDT50-TR
Public Made by Adomby adom
STMicroelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, DPAK. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+39@@ -0,0 +1,39 @@+# L4931CDT50-TR++**STMicroelectronics** · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · DPAK++L4931CDT50-TR from STMicroelectronics, in a DPAK. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | INPUT | power_in | Regulator input voltage pin; operating input voltage up to 20 V (absolute maximum 20 V), with a 0.1 µF input capacitor used in the test circuit. |+| 2 | GND | power_in | Ground pin, shown in the DPAK drawing as the middle stub connected to the tab (GND). |+| 3 | OUTPUT | power_out | Regulated 5 V output (L4931CDT50-TR) delivering up to 250 mA, requiring a 2.2 µF to 10 µF output capacitor with ESR of 0.1 to 10 Ω for stability. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | DPAK |+| Category | Power Management (PMIC) |+| Pins | 3 |++## CAD (KiCad official)++- Symbol: `L4931CDT50-TR`+- Footprint: `Package_TO_SOT_SMD:TO-252-2`+- 3D model: DPAK (KiCad packages3D, STEP)+- 3D model files: `l4931cdt50-tr-etched.step` / `l4931cdt50-tr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `l4931cdt50-tr.step` / `l4931cdt50-tr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590454688664481792) (32 pp, sha256 `42bf56a6e95ed577`, retrieved 2026-10-07, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/l4931cdt50-tr-datasheet.pdf)
page.jsonadded+171@@ -0,0 +1,171 @@+{+ "slug": "l4931cdt50-tr",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, DPAK. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power management (pmic)",+ "l4931cdt50-tr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "l4931cdt50-tr.kicad_sym",+ "l4931cdt50-tr.kicad_mod",+ "l4931cdt50-tr.glb",+ "l4931cdt50-tr.step",+ "l4931cdt50-tr.lbr",+ "docs/hero.png",+ "docs/l4931cdt50-tr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "l4931cdt50-tr-hero.glb",+ "l4931cdt50-tr-hero.overlay.json"+ ],+ "component": {+ "mpn": "L4931CDT50-TR",+ "manufacturer": "STMicroelectronics",+ "package": "DPAK",+ "pin_count": 3,+ "category": "Power Management (PMIC)",+ "subcategory": "Voltage Regulators - Linear, Low Drop Out (LDO) Regulators",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590454688664481792",+ "parts": {+ "symbol": "l4931cdt50-tr.kicad_sym",+ "footprint": "l4931cdt50-tr.kicad_mod",+ "model_3d": "l4931cdt50-tr-hero.glb",+ "model_3d_plain": "l4931cdt50-tr.glb",+ "model_3d_step": "l4931cdt50-tr-etched.step",+ "model_3d_step_plain": "l4931cdt50-tr.step",+ "lbr": "l4931cdt50-tr.lbr"+ },+ "distributor_links": {+ "lcsc": "C5267997",+ "digikey": "497-4204-2-ND",+ "mouser": "511-L4931CDT50-TR"+ },+ "distributor_check": {+ "checked_at": "2026-10-07T23:42:33Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-4204-2-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "511-L4931CDT50-TR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "INPUT",+ "type": "power_in",+ "description": "Regulator input voltage pin; operating input voltage up to 20 V (absolute maximum 20 V), with a 0.1 µF input capacitor used in the test circuit."+ },+ {+ "number": "2",+ "name": "GND",+ "type": "power_in",+ "description": "Ground pin, shown in the DPAK drawing as the middle stub connected to the tab (GND)."+ },+ {+ "number": "3",+ "name": "OUTPUT",+ "type": "power_out",+ "description": "Regulated 5 V output (L4931CDT50-TR) delivering up to 250 mA, requiring a 2.2 µF to 10 µF output capacitor with ESR of 0.1 to 10 Ω for stability."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-sonnet-5-5",+ "primary_mode": "text+vision",+ "consensus_model": "claude-opus-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The DPAK drawing in Figure 2 (page 4) gives only function labels (OUTPUT on the top lead, INPUT on t; The DPAK has no inhibit pin. The datasheet says the shutdown function is available only in the PPAK ",+ "vision extraction: provenance cannot be text-verified; needs consensus"+ ],+ "pages_sent": 32,+ "cost_usd": 0.4059,+ "at": "2026-10-07T23:42:18"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590454688664481792",+ "pages": 32,+ "sha256": "42bf56a6e95ed577",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 3,+ "described": 3,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "l4931cdt50-tr.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 9.9,+ 6.5,+ 2.32+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "3eb4c99603a4fe837c2fe9308bc174769ded87a785a0df48d2dc441432ee8b4c",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "l4931cdt50-tr-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 9.9,+ 6.5,+ 2.32+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "222c7e6b05db76b3cdc66f52770b3057004f7804c5d6cec6ca8d724878ea19e3",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}