component
ISOW7842FDWER
Public Made by Adomby adom
Texas Instruments Digital Isolators (With Power), SOIC-16-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+53@@ -0,0 +1,53 @@+# ISOW7842FDWER++**Texas Instruments** · Digital Isolators (With Power) · SOIC-16-300mil++ISOW7842FDWER from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VCC | power_in | Primary-side supply voltage, recommended 3 V to 5.5 V and referenced to GND1; absolute maximum is -0.5 V to 6 V, with UVLO thresholds of 2.7 V (rising) and 2.1 V (falling). |+| 2 | GND1 | power_in | Ground connection for VCC (primary side). |+| 3 | INA | input | Input channel A, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI. |+| 4 | INB | input | Input channel B, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI. |+| 5 | OUTC | output | Output channel C; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open. |+| 6 | OUTD | output | Output channel D; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open. |+| 7 | NC | unconnected | Not connected internally. |+| 8 | GND1 | power_in | Ground connection for VCC (primary side). |+| 9 | GND2 | power_in | Ground connection for VISO (secondary side). |+| 10 | SEL | input | Isolated supply select: tie to VISO for a 5 V output, or tie to GND2 or leave floating for a 3.3 V output; the pin has an internal weak pull-down. |+| 11 | IND | input | Input channel D, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI. |+| 12 | INC | input | Input channel C, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI. |+| 13 | OUTB | output | Output channel B; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open. |+| 14 | OUTA | output | Output channel A; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open. |+| 15 | GND2 | power_in | Ground connection for VISO (secondary side). |+| 16 | VISO | power_out | Isolated supply output, set to 5 V or 3.3 V by the SEL pin and referenced to GND2. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-16-300mil |+| Category | Signal Isolation Devices |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `ISOW7842FDWER`+- Footprint: `Package_SO:SOIC-16_3.9x9.9mm_P1.27mm`+- 3D model: SOIC-16-300mil (KiCad packages3D, STEP)+- 3D model files: `isow7842fdwer-etched.step` / `isow7842fdwer-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `isow7842fdwer.step` / `isow7842fdwer.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/isow7841) (58 pp, sha256 `d52d56a624a0bade`, retrieved 2026-10-08, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/isow7842fdwer-datasheet.pdf)
page.jsonadded+247@@ -0,0 +1,247 @@+{+ "slug": "isow7842fdwer",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Digital Isolators (With Power), SOIC-16-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "signal isolation devices",+ "isow7842fdwer",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "isow7842fdwer.kicad_sym",+ "isow7842fdwer.kicad_mod",+ "isow7842fdwer.glb",+ "isow7842fdwer.step",+ "isow7842fdwer.lbr",+ "docs/hero.png",+ "docs/isow7842fdwer-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "isow7842fdwer-hero.glb",+ "isow7842fdwer-hero.overlay.json"+ ],+ "component": {+ "mpn": "ISOW7842FDWER",+ "manufacturer": "Texas Instruments",+ "package": "SOIC-16-300mil",+ "pin_count": 16,+ "category": "Signal Isolation Devices",+ "subcategory": "Digital Isolators (With Power)",+ "datasheet": "https://www.ti.com/cn/lit/gpn/isow7841",+ "parts": {+ "symbol": "isow7842fdwer.kicad_sym",+ "footprint": "isow7842fdwer.kicad_mod",+ "model_3d": "isow7842fdwer-hero.glb",+ "model_3d_plain": "isow7842fdwer.glb",+ "model_3d_step": "isow7842fdwer-etched.step",+ "model_3d_step_plain": "isow7842fdwer.step",+ "lbr": "isow7842fdwer.lbr"+ },+ "distributor_links": {+ "lcsc": "C2861496",+ "digikey": "296-51219-2-ND",+ "mouser": "595-ISOW7842FDWER"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T02:40:01Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-51219-2-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "595-ISOW7842FDWER",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "VCC",+ "type": "power_in",+ "description": "Primary-side supply voltage, recommended 3 V to 5.5 V and referenced to GND1; absolute maximum is -0.5 V to 6 V, with UVLO thresholds of 2.7 V (rising) and 2.1 V (falling)."+ },+ {+ "number": "2",+ "name": "GND1",+ "type": "power_in",+ "description": "Ground connection for VCC (primary side)."+ },+ {+ "number": "3",+ "name": "INA",+ "type": "input",+ "description": "Input channel A, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI."+ },+ {+ "number": "4",+ "name": "INB",+ "type": "input",+ "description": "Input channel B, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI."+ },+ {+ "number": "5",+ "name": "OUTC",+ "type": "output",+ "description": "Output channel C; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open."+ },+ {+ "number": "6",+ "name": "OUTD",+ "type": "output",+ "description": "Output channel D; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open."+ },+ {+ "number": "7",+ "name": "NC",+ "type": "unconnected",+ "description": "Not connected internally."+ },+ {+ "number": "8",+ "name": "GND1",+ "type": "power_in",+ "description": "Ground connection for VCC (primary side)."+ },+ {+ "number": "9",+ "name": "GND2",+ "type": "power_in",+ "description": "Ground connection for VISO (secondary side)."+ },+ {+ "number": "10",+ "name": "SEL",+ "type": "input",+ "description": "Isolated supply select: tie to VISO for a 5 V output, or tie to GND2 or leave floating for a 3.3 V output; the pin has an internal weak pull-down."+ },+ {+ "number": "11",+ "name": "IND",+ "type": "input",+ "description": "Input channel D, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI."+ },+ {+ "number": "12",+ "name": "INC",+ "type": "input",+ "description": "Input channel C, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI."+ },+ {+ "number": "13",+ "name": "OUTB",+ "type": "output",+ "description": "Output channel B; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open."+ },+ {+ "number": "14",+ "name": "OUTA",+ "type": "output",+ "description": "Output channel A; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open."+ },+ {+ "number": "15",+ "name": "GND2",+ "type": "power_in",+ "description": "Ground connection for VISO (secondary side)."+ },+ {+ "number": "16",+ "name": "VISO",+ "type": "power_out",+ "description": "Isolated supply output, set to 5 V or 3.3 V by the SEL pin and referenced to GND2."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The datasheet is a Chinese translation (English source SLLSEY2) covering the whole ISOW7840-7844 fam; The F suffix (ISOW7842F) changes only the default output state when the input is lost (low instead o; In the source pin table, the VISO select-pin explanation is printed under the SEL row, so the SEL de"+ ],+ "pages_sent": 39,+ "cost_usd": 0.201,+ "at": "2026-10-08T02:39:41"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/isow7841",+ "pages": 58,+ "sha256": "d52d56a624a0bade",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 16,+ "described": 16,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "isow7842fdwer.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 9.9,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "isow7842fdwer-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 9.9,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "33ec5ee7a1e794918cc896daaa68b9e89d4ce634742e1737a7459e7bf26133cc",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}