component
ISO1430BDWR
Public Made by Adomby adom
Texas Instruments Isolated RS-485/422 Transceivers, SOIC-16-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+53@@ -0,0 +1,53 @@+# ISO1430BDWR++**Texas Instruments** · Isolated RS-485/422 Transceivers · SOIC-16-300mil++ISO1430BDWR from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VCC1 | power_in | Logic-side supply; recommended VCC1 is 1.71 V to 1.89 V for 1.8 V operation and 2.25 V to 5.5 V for 2.5 V, 3.3 V and 5 V operation. |+| 2 | GND1 | power_in | Logic-side ground connection for VCC1; pin 2 and pin 8 must both be connected to GND1. |+| 3 | R | output | Receiver output to the logic side; recommended receiver output current is -4 mA to 4 mA. |+| 4 | RE | input | Receiver enable: a low level enables the receiver output, while a high level or an open pin disables it (high impedance). |+| 5 | DE | input | Driver enable: a high level enables the driver outputs, while a low level or an open pin disables them (high impedance). |+| 6 | D | input | Driver data input; high-level input requires at least 0.7 × VCC1 and low-level input must not exceed 0.3 × VCC1. |+| 7 | NC | unconnected | No internal connection; the device function is unaffected if this pin is tied to a supply or ground on the PCB. |+| 8 | GND1 | power_in | Logic-side ground connection for VCC1; pin 8 and pin 2 must both be connected to GND1. |+| 9 | GND2 | power_in | Bus-side ground connection for VCC2; pin 9 and pin 15 must both be connected to GND2. |+| 10 | NC | unconnected | No internal connection; the device function is unaffected if this pin is tied to a supply or ground on the PCB. |+| 11 | NC | unconnected | No internal connection; the device function is unaffected if this pin is tied to a supply or ground on the PCB. |+| 12 | A | bidirectional | Bus-side non-inverting transceiver input or output on the RS-485 bus; bus common-mode voltage is limited to -7 V to 12 V. |+| 13 | B | bidirectional | Bus-side inverting transceiver input or output on the RS-485 bus; bus common-mode voltage is limited to -7 V to 12 V. |+| 14 | NC | unconnected | No internal connection; the device function is unaffected if this pin is tied to a supply or ground on the PCB. |+| 15 | GND2 | power_in | Bus-side ground connection for VCC2; pin 15 and pin 9 must both be connected to GND2. |+| 16 | VCC2 | power_in | Bus-side (receiver side) supply; recommended VCC2 range is 3 V to 5.5 V. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-16-300mil |+| Category | Signal Isolation Devices |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `ISO1430BDWR`+- Footprint: `Package_SO:SOIC-16_3.9x9.9mm_P1.27mm`+- 3D model: SOIC-16-300mil (KiCad packages3D, STEP)+- 3D model files: `iso1430bdwr-etched.step` / `iso1430bdwr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `iso1430bdwr.step` / `iso1430bdwr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/iso1410) (48 pp, sha256 `ee0c34ba1cd8865f`, retrieved 2026-10-08, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/iso1430bdwr-datasheet.pdf)
page.jsonadded+247@@ -0,0 +1,247 @@+{+ "slug": "iso1430bdwr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Isolated RS-485/422 Transceivers, SOIC-16-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "signal isolation devices",+ "iso1430bdwr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "iso1430bdwr.kicad_sym",+ "iso1430bdwr.kicad_mod",+ "iso1430bdwr.glb",+ "iso1430bdwr.step",+ "iso1430bdwr.lbr",+ "docs/hero.png",+ "docs/iso1430bdwr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "iso1430bdwr-hero.glb",+ "iso1430bdwr-hero.overlay.json"+ ],+ "component": {+ "mpn": "ISO1430BDWR",+ "manufacturer": "Texas Instruments",+ "package": "SOIC-16-300mil",+ "pin_count": 16,+ "category": "Signal Isolation Devices",+ "subcategory": "Isolated RS-485/422 Transceivers",+ "datasheet": "https://www.ti.com/cn/lit/gpn/iso1410",+ "parts": {+ "symbol": "iso1430bdwr.kicad_sym",+ "footprint": "iso1430bdwr.kicad_mod",+ "model_3d": "iso1430bdwr-hero.glb",+ "model_3d_plain": "iso1430bdwr.glb",+ "model_3d_step": "iso1430bdwr-etched.step",+ "model_3d_step_plain": "iso1430bdwr.step",+ "lbr": "iso1430bdwr.lbr"+ },+ "distributor_links": {+ "lcsc": "C2869747",+ "digikey": "296-ISO1430BDWRTR-ND",+ "mouser": "595-ISO1430BDWR"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T02:17:53Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-ISO1430BDWRTR-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "595-ISO1430BDWR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "VCC1",+ "type": "power_in",+ "description": "Logic-side supply; recommended VCC1 is 1.71 V to 1.89 V for 1.8 V operation and 2.25 V to 5.5 V for 2.5 V, 3.3 V and 5 V operation."+ },+ {+ "number": "2",+ "name": "GND1",+ "type": "power_in",+ "description": "Logic-side ground connection for VCC1; pin 2 and pin 8 must both be connected to GND1."+ },+ {+ "number": "3",+ "name": "R",+ "type": "output",+ "description": "Receiver output to the logic side; recommended receiver output current is -4 mA to 4 mA."+ },+ {+ "number": "4",+ "name": "RE",+ "type": "input",+ "description": "Receiver enable: a low level enables the receiver output, while a high level or an open pin disables it (high impedance)."+ },+ {+ "number": "5",+ "name": "DE",+ "type": "input",+ "description": "Driver enable: a high level enables the driver outputs, while a low level or an open pin disables them (high impedance)."+ },+ {+ "number": "6",+ "name": "D",+ "type": "input",+ "description": "Driver data input; high-level input requires at least 0.7 × VCC1 and low-level input must not exceed 0.3 × VCC1."+ },+ {+ "number": "7",+ "name": "NC",+ "type": "unconnected",+ "description": "No internal connection; the device function is unaffected if this pin is tied to a supply or ground on the PCB."+ },+ {+ "number": "8",+ "name": "GND1",+ "type": "power_in",+ "description": "Logic-side ground connection for VCC1; pin 8 and pin 2 must both be connected to GND1."+ },+ {+ "number": "9",+ "name": "GND2",+ "type": "power_in",+ "description": "Bus-side ground connection for VCC2; pin 9 and pin 15 must both be connected to GND2."+ },+ {+ "number": "10",+ "name": "NC",+ "type": "unconnected",+ "description": "No internal connection; the device function is unaffected if this pin is tied to a supply or ground on the PCB."+ },+ {+ "number": "11",+ "name": "NC",+ "type": "unconnected",+ "description": "No internal connection; the device function is unaffected if this pin is tied to a supply or ground on the PCB."+ },+ {+ "number": "12",+ "name": "A",+ "type": "bidirectional",+ "description": "Bus-side non-inverting transceiver input or output on the RS-485 bus; bus common-mode voltage is limited to -7 V to 12 V."+ },+ {+ "number": "13",+ "name": "B",+ "type": "bidirectional",+ "description": "Bus-side inverting transceiver input or output on the RS-485 bus; bus common-mode voltage is limited to -7 V to 12 V."+ },+ {+ "number": "14",+ "name": "NC",+ "type": "unconnected",+ "description": "No internal connection; the device function is unaffected if this pin is tied to a supply or ground on the PCB."+ },+ {+ "number": "15",+ "name": "GND2",+ "type": "power_in",+ "description": "Bus-side ground connection for VCC2; pin 15 and pin 9 must both be connected to GND2."+ },+ {+ "number": "16",+ "name": "VCC2",+ "type": "power_in",+ "description": "Bus-side (receiver side) supply; recommended VCC2 range is 3 V to 5.5 V."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The MPN ISO1430BDWR is a half-duplex device (ISO1430 family, 12 Mbps), so the half-duplex pin table ; The datasheet pin tables are printed in Chinese; the pin descriptions here are English engineering s; Package mapping: the datasheet lists the 16-pin wide-body SOIC as package code DW (DW-16). This was "+ ],+ "pages_sent": 30,+ "cost_usd": 0.1588,+ "at": "2026-10-08T02:17:35"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/iso1410",+ "pages": 48,+ "sha256": "ee0c34ba1cd8865f",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 16,+ "described": 16,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "iso1430bdwr.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 9.9,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "iso1430bdwr-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 9.9,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "d4b59f78c921df1c2d5c5505c5fae659a7c026ea9704cf5201a26f3864951bb9",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}