← Commit history

Set visibility: public

Ray ·defca473b5 · ·parent e0c531a
1 file changed +6−3
page.json+6−3
@@ -38,7 +38,7 @@         "number": "2",         "name": "VDD",         "type": "power_in",-        "description": "Positive supply / cell-voltage sense input. Operating range VDSOP1 = 1.5 V to 8 V (abs-max VSS-0.3 to VSS+10 V). Connect through a 100 \u03a9 series resistor (R1) and 0.1 \u00b5F bypass capacitor (C1) to the monitored LiFePO4 cell's positive terminal. Typical IDD = 2.5 \u00b5A at VDD = 3.2 V."+        "description": "Positive supply / cell-voltage sense input. Operating range VDSOP1 = 1.5 V to 8 V (abs-max VSS-0.3 to VSS+10 V). Connect through a 100 Ω series resistor (R1) and 0.1 µF bypass capacitor (C1) to the monitored LiFePO4 cell's positive terminal. Typical IDD = 2.5 µA at VDD = 3.2 V."       },       {         "number": "3",@@ -62,7 +62,7 @@         "number": "6",         "name": "OUT",         "type": "output",-        "description": "Balance-control output driving the gate of the external balancing MOSFET. On -BB3A (feature-code A, N-MOSFET drive) OUT goes L\u2192H (VOH \u2265 VDD-0.1 V) when the cell voltage exceeds VCU = 3.600 \u00b10.025 V for the internal ~250 ms delay, turning on the N-MOSFET to bleed current through RB. Abs-max VOUT = VSS-0.3 to VDD+0.3 V; VOL \u2264 0.5 V."+        "description": "Balance-control output driving the gate of the external balancing MOSFET. On -BB3A (feature-code A, N-MOSFET drive) OUT goes L→H (VOH ≥ VDD-0.1 V) when the cell voltage exceeds VCU = 3.600 ±0.025 V for the internal ~250 ms delay, turning on the N-MOSFET to bleed current through RB. Abs-max VOUT = VSS-0.3 to VDD+0.3 V; VOL ≤ 0.5 V."       }     ],     "provenance": {@@ -126,5 +126,8 @@     "docs/hy2212-bb3a-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file