component
HT25WD40ARZ
Public Made by Adomby adom
HTCSEMI NOR FLASH, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+116−8@@ -1,13 +1,126 @@ {+ "schema_version": 1,+ "type": "component", "slug": "ht25wd40arz",+ "title": "HT25WD40ARZ",+ "brief": "HTCSEMI NOR FLASH, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "HTCSEMI NOR FLASH, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "memory", "ht25wd40arz" ],+ "component": {+ "mpn": "HT25WD40ARZ",+ "manufacturer": "HTCSEMI",+ "package": "SOP-8",+ "pin_count": 8,+ "category": "Memory",+ "subcategory": "NOR FLASH",+ "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2201121400_HTCSEMI-HT25WD40ARZ_C2928800.pdf",+ "parts": {+ "symbol": "ht25wd40arz.kicad_sym",+ "footprint": "ht25wd40arz.kicad_mod",+ "model_3d": "ht25wd40arz.glb",+ "model_3d_step": "ht25wd40arz.step",+ "lbr": "ht25wd40arz.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "CS#",+ "type": "input",+ "description": "SPI Chip Select (active low). When high, the device is deselected and DO is Hi-Z, drawing standby current. Must transition high-to-low after power-up before the first instruction is accepted; a pull-up on CS# is recommended so it tracks VCC during power-up."+ },+ {+ "number": "2",+ "name": "DO/IO1",+ "type": "bidirectional",+ "description": "Serial Data Output in standard SPI mode; data is shifted out on the falling edge of CLK. Becomes bidirectional IO1 during Dual SPI (Fast Read Dual Output 3Bh) instructions."+ },+ {+ "number": "3",+ "name": "WP#",+ "type": "input",+ "description": "Write Protect (active low). Used together with the Status Register SRP bit and Block Protect bits (BP2/BP1/BP0) to hardware-protect a portion or the entire memory array against write/erase operations."+ },+ {+ "number": "4",+ "name": "VSS",+ "type": "power_in",+ "description": "Device ground reference (0 V)."+ },+ {+ "number": "5",+ "name": "DI/IO0",+ "type": "bidirectional",+ "description": "Serial Data Input in standard SPI mode; instructions, addresses, and data are latched on the rising edge of CLK. Becomes bidirectional IO0 during Dual SPI (Fast Read Dual Output 3Bh) instructions, shifting data out on the falling edge of CLK."+ },+ {+ "number": "6",+ "name": "CLK",+ "type": "input",+ "description": "SPI Serial Clock Input. Provides the timing for all serial input and output operations. Supports SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1) up to 100 MHz."+ },+ {+ "number": "7",+ "name": "NC",+ "type": "unconnected",+ "description": "No internal connection. Leave floating or tie to VSS."+ },+ {+ "number": "8",+ "name": "VCC",+ "type": "power_in",+ "description": "Power supply pin, 1.65 V to 3.6 V (single-supply operation). Bypass with a 0.1 uF decoupling capacitor placed close to the pin."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2201121400_HTCSEMI-HT25WD40ARZ_C2928800.pdf",+ "pages": 40,+ "sha256": "19a05bc78a6d7123",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 8,+ "described": 8,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "HTCSEMI",+ "Package": "SOP-8",+ "Category": "Memory",+ "Pins": "8"+ }+ },+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "ht25wd40arz"+ ],+ "discovery_pitch": "HT25WD40ARZ (HTCSEMI) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +138,5 @@ "docs/ht25wd40arz-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }