← Commit history

hk24c16ha-usr-b: factory component page (tier=lcsc)

Ray ·a9226aaba4 · ·parent 45462fa
1 file changed +116−8
page.json+116−8
@@ -1,13 +1,126 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "hk24c16ha-usr-b",+  "title": "HK24C16HA-USR-B",+  "brief": "HK EEPROM, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "HK EEPROM, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "memory",     "hk24c16ha-usr-b"   ],+  "component": {+    "mpn": "HK24C16HA-USR-B",+    "manufacturer": "HK",+    "package": "SOP-8",+    "pin_count": 8,+    "category": "Memory",+    "subcategory": "EEPROM",+    "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/3f798ec6b8aa7a553043107e47d37b4e.pdf",+    "parts": {+      "symbol": "hk24c16ha-usr-b.kicad_sym",+      "footprint": "hk24c16ha-usr-b.kicad_mod",+      "model_3d": "hk24c16ha-usr-b.glb",+      "model_3d_step": "hk24c16ha-usr-b.step",+      "lbr": "hk24c16ha-usr-b.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "A0",+        "type": "input",+        "description": "Device / chip-select address input A0. Not used on HK24C16 (16Kbit variant) because the three MSBs of the internal word address consume the 5th-7th device-address bits; per datasheet 'HK24C16 chip select address pin A2, A1 and A0 are not used'. Tie to VIL or leave floating (internally recognized as VIL)."+      },+      {+        "number": "2",+        "name": "A1",+        "type": "input",+        "description": "Device / chip-select address input A1. Not used on HK24C16; tie to VIL or leave floating (internally pulled to VIL)."+      },+      {+        "number": "3",+        "name": "A2",+        "type": "input",+        "description": "Device / chip-select address input A2. Not used on HK24C16; tie to VIL or leave floating (internally pulled to VIL)."+      },+      {+        "number": "4",+        "name": "GND",+        "type": "power_in",+        "description": "Ground reference (0 V) for supply and I/O logic levels."+      },+      {+        "number": "5",+        "name": "SDA",+        "type": "bidirectional",+        "description": "Serial data line for the 2-wire (I2C-compatible) bus. Open-drain output that can be wired-OR with other open-drain devices; requires an external pull-up resistor to VCC. Bidirectional data in/out at up to 1 MHz (5 V) or 400 kHz (1.8/2.5/2.7 V)."+      },+      {+        "number": "6",+        "name": "SCL",+        "type": "input",+        "description": "Serial clock input for the 2-wire bus. Rising edge latches data into the EEPROM, falling edge clocks data out. Schmitt-triggered input for noise immunity; requires external pull-up."+      },+      {+        "number": "7",+        "name": "WP",+        "type": "input",+        "description": "Write-protect input. When tied to VIH or VCC, all programming (write) operations to the EEPROM array are disabled; read operations are unaffected. When left unconnected or tied to VIL, programming is allowed (internally recognized as VIL when floating)."+      },+      {+        "number": "8",+        "name": "VCC",+        "type": "power_in",+        "description": "Positive supply input. Operating range 1.8 V to 5.5 V. Typical currents: 10 nA standby, 200 \u00b5A read, 300 \u00b5A write (500 \u00b5A max)."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://datasheet.lcsc.com/datasheet/pdf/3f798ec6b8aa7a553043107e47d37b4e.pdf",+        "pages": 18,+        "sha256": "f53dc392d6661c3b",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 8,+        "described": 8,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "HK",+      "Package": "SOP-8",+      "Category": "Memory",+      "Pins": "8"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "hk24c16ha-usr-b"+  ],+  "discovery_pitch": "HK24C16HA-USR-B (HK) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +138,5 @@     "docs/hk24c16ha-usr-b-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file