component
HEF4040BT
Public Made by Adomby adom
Nexperia Counters / Dividers, SOIC-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+170−8@@ -1,13 +1,180 @@ {+ "schema_version": 1,+ "type": "component", "slug": "hef4040bt",+ "title": "HEF4040BT",+ "brief": "Nexperia Counters / Dividers, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "Nexperia Counters / Dividers, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "logic", "hef4040bt" ],+ "component": {+ "mpn": "HEF4040BT",+ "manufacturer": "Nexperia",+ "package": "SOIC-16",+ "pin_count": 16,+ "category": "Logic",+ "subcategory": "Counters / Dividers",+ "datasheet": "https://assets.nexperia.com/documents/data-sheet/HEF4040BT.pdf",+ "parts": {+ "symbol": "hef4040bt.kicad_sym",+ "footprint": "hef4040bt.kicad_mod",+ "model_3d": "hef4040bt.glb",+ "model_3d_step": "hef4040bt.step",+ "lbr": "hef4040bt.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "Q11",+ "type": "output",+ "description": "Parallel output bit 11 (highest stage, MSB of the 12-stage ripple counter). CMOS push-pull output; toggles every 4096 CP falling edges."+ },+ {+ "number": "2",+ "name": "Q5",+ "type": "output",+ "description": "Parallel output bit 5 of the ripple counter. CMOS push-pull output; toggles every 64 CP falling edges."+ },+ {+ "number": "3",+ "name": "Q4",+ "type": "output",+ "description": "Parallel output bit 4 of the ripple counter. CMOS push-pull output; toggles every 32 CP falling edges."+ },+ {+ "number": "4",+ "name": "Q6",+ "type": "output",+ "description": "Parallel output bit 6 of the ripple counter. CMOS push-pull output; toggles every 128 CP falling edges."+ },+ {+ "number": "5",+ "name": "Q3",+ "type": "output",+ "description": "Parallel output bit 3 of the ripple counter. CMOS push-pull output; toggles every 16 CP falling edges."+ },+ {+ "number": "6",+ "name": "Q2",+ "type": "output",+ "description": "Parallel output bit 2 of the ripple counter. CMOS push-pull output; toggles every 8 CP falling edges."+ },+ {+ "number": "7",+ "name": "Q1",+ "type": "output",+ "description": "Parallel output bit 1 of the ripple counter. CMOS push-pull output; toggles every 4 CP falling edges."+ },+ {+ "number": "8",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground supply voltage (0 V reference)."+ },+ {+ "number": "9",+ "name": "Q0",+ "type": "output",+ "description": "Parallel output bit 0 (LSB of the 12-stage ripple counter). CMOS push-pull output; toggles on every HIGH-to-LOW transition of CP."+ },+ {+ "number": "10",+ "name": "CP",+ "type": "input",+ "description": "Clock input (HIGH-to-LOW edge-triggered). The counter advances by one on each falling edge of CP."+ },+ {+ "number": "11",+ "name": "MR",+ "type": "input",+ "description": "Master reset input, active HIGH. A HIGH on MR asynchronously clears all counter stages and forces all outputs Q0-Q11 LOW, independent of CP."+ },+ {+ "number": "12",+ "name": "Q8",+ "type": "output",+ "description": "Parallel output bit 8 of the ripple counter. CMOS push-pull output; toggles every 512 CP falling edges."+ },+ {+ "number": "13",+ "name": "Q7",+ "type": "output",+ "description": "Parallel output bit 7 of the ripple counter. CMOS push-pull output; toggles every 256 CP falling edges."+ },+ {+ "number": "14",+ "name": "Q9",+ "type": "output",+ "description": "Parallel output bit 9 of the ripple counter. CMOS push-pull output; toggles every 1024 CP falling edges."+ },+ {+ "number": "15",+ "name": "Q10",+ "type": "output",+ "description": "Parallel output bit 10 of the ripple counter. CMOS push-pull output; toggles every 2048 CP falling edges."+ },+ {+ "number": "16",+ "name": "VDD",+ "type": "power_in",+ "description": "Positive supply voltage. Recommended operating range 3.0 V to 15.0 V; absolute maximum 18 V."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://assets.nexperia.com/documents/data-sheet/HEF4040BT.pdf",+ "pages": 11,+ "sha256": "79a6d15b3b191c5c",+ "source_tier": "mfr"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 16,+ "described": 16,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "Nexperia",+ "Package": "SOIC-16",+ "Category": "Logic",+ "Pins": "16"+ }+ },+ "variants": [+ {+ "mpn": "HEF4040BTT",+ "kind": "packaging"+ }+ ],+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "hef4040bt"+ ],+ "discovery_pitch": "HEF4040BT (Nexperia) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +192,5 @@ "docs/hef4040bt-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }