← Commit history

orderable attributes: rebuild .lbr with adom-lbr 2.18.0 so MPN, MANUFACTURER and the distributor part numbers reach <technology> (LCSC_PN C157712). The published library carried no attributes at all, so a BOM had nothing to buy from. Distributor PNs matched on exact MPN AND corroborating manufacturer.

Ray ·f983316e8b ·1mo ago ·parent a7d8af7
2 files changed +27−7
gs8331-tr.lbr+20−2
@@ -59,6 +59,18 @@   <smd name="3" x="-1.1375" y="-0.9500" dx="1.3250" dy="0.6000" layer="1"/>   <smd name="4" x="1.1375" y="-0.9500" dx="1.3250" dy="0.6000" layer="1"/>   <smd name="5" x="1.1375" y="0.9500" dx="1.3250" dy="0.6000" layer="1"/>+  <polygon width="0.1200" layer="21">+    <vertex x="-1.4500" y="1.5100"/>+    <vertex x="-1.6900" y="1.8400"/>+    <vertex x="-1.2100" y="1.8400"/>+  </polygon>+  <polygon width="0.1000" layer="51">+    <vertex x="-0.4000" y="1.4500"/>+    <vertex x="0.8000" y="1.4500"/>+    <vertex x="0.8000" y="-1.4500"/>+    <vertex x="-0.8000" y="-1.4500"/>+    <vertex x="-0.8000" y="1.0500"/>+  </polygon>   <wire x1="-0.9100" y1="1.5600" x2="0.9100" y2="1.5600" width="0.1200" layer="21"/>   <wire x1="-0.9100" y1="1.5100" x2="-0.9100" y2="1.5600" width="0.1200" layer="21"/>   <wire x1="-0.9100" y1="-1.5600" x2="-0.9100" y2="-1.5100" width="0.1200" layer="21"/>@@ -68,7 +80,7 @@   <wire x1="0.9100" y1="-1.5600" x2="-0.9100" y2="-1.5600" width="0.1200" layer="21"/>   <text x="0" y="2.212" size="1.27" layer="25" align="bottom-center">&gt;NAME</text>   <text x="0" y="-2.212" size="1.27" layer="27" align="top-center">&gt;VALUE</text>-<!--adom-pin1--><polygon width="0.0500" layer="21"><vertex x="-1.4500" y="1.5100"/><vertex x="-1.6900" y="1.8400"/><vertex x="-1.2100" y="1.8400"/></polygon></package>+</package> </packages> <symbols> <symbol name="GS8331-TR">@@ -100,7 +112,13 @@         <connect gate="G$1" pin="VDD" pad="5"/>         <connect gate="G$1" pin="IN-" pad="4"/>       </connects>-      <technologies><technology name=""/></technologies>+      <technologies>+        <technology name="">+          <attribute name="MPN" value="GS8331-TR" constant="no"/>+          <attribute name="MANUFACTURER" value="Gainsil" constant="no"/>+          <attribute name="LCSC_PN" value="C157712" constant="no"/>+        </technology>+      </technologies>     </device>   </devices> </deviceset>
page.json+7−5
@@ -26,19 +26,21 @@       "model_3d_step": "gs8331-tr.step",       "lbr": "gs8331-tr.lbr"     },-    "distributor_links": {},+    "distributor_links": {+      "lcsc": "C157712"+    },     "pins": [       {         "number": "1",         "name": "OUT",         "type": "output",-        "description": "Amplifier output. Rail-to-rail output stage swings to within ~5 mV of either supply rail with a 100 kΩ load and ~20 mV with 10 kΩ. Short-circuit current typ. 20 mA (source and sink)."+        "description": "Amplifier output. Rail-to-rail output stage swings to within ~5 mV of either supply rail with a 100 k\u03a9 load and ~20 mV with 10 k\u03a9. Short-circuit current typ. 20 mA (source and sink)."       },       {         "number": "2",         "name": "VSS",         "type": "power_in",-        "description": "Negative supply / ground. Tie to GND for single-supply operation (VDD 1.8V-5.5V) or to the negative rail for dual-supply operation (±0.9V to ±2.75V). Bypass to VDD with a 0.1 µF ceramic capacitor placed close to the pin."+        "description": "Negative supply / ground. Tie to GND for single-supply operation (VDD 1.8V-5.5V) or to the negative rail for dual-supply operation (\u00b10.9V to \u00b12.75V). Bypass to VDD with a 0.1 \u00b5F ceramic capacitor placed close to the pin."       },       {         "number": "3",@@ -50,13 +52,13 @@         "number": "4",         "name": "IN-",         "type": "input",-        "description": "Inverting analog input. Common-mode input range extends 100 mV beyond the supply rails (VSS-0.1V to VDD+0.1V). Input bias current typ. 20 pA at 25°C."+        "description": "Inverting analog input. Common-mode input range extends 100 mV beyond the supply rails (VSS-0.1V to VDD+0.1V). Input bias current typ. 20 pA at 25\u00b0C."       },       {         "number": "5",         "name": "VDD",         "type": "power_in",-        "description": "Positive supply. Single-supply operation from +1.8V to +5.5V (absolute max +7.5V referenced to VSS). Bypass to VSS with a 0.1 µF ceramic capacitor placed close to the pin."+        "description": "Positive supply. Single-supply operation from +1.8V to +5.5V (absolute max +7.5V referenced to VSS). Bypass to VSS with a 0.1 \u00b5F ceramic capacitor placed close to the pin."       }     ],     "provenance": {