← Commit history

Initial commit: component/gl823k-hcy04

Ray ·2c6022923d ·
2 files changed +90
README.mdadded+56
@@ -0,0 +1,56 @@+# GL823K-HCY04++**Genesys Logic** · USB Converters · SSOP-16-150mil++GL823K-HCY04 from Genesys Logic, in a SSOP-16-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VSS | power_in | Power ground return. Tie to system ground plane together with pin 14. |+| 2 | D1 | bidirectional | SD/MS data 1 signal. Bi-directional data line to the memory card socket (SD bus DAT1 / MS bus). |+| 3 | D0 | bidirectional | SD/MS data 0 signal. Bi-directional data line to the memory card socket (SD bus DAT0 / MS bus). |+| 4 | CLK | output | SD/MS clock output to the memory card socket. Frequency is controlled by the internal card interface (up to SD/MMC card clock spec). |+| 5 | CMD | bidirectional | SD command signal / Memory Stick BS (Bus State) signal. Muxed between SD CMD and MS BS depending on which card protocol is active. |+| 6 | D3 | bidirectional | SD/MS data 3 signal. Bi-directional data line to the memory card socket (SD bus DAT3 / MS bus). |+| 7 | D2 | bidirectional | SD/MS data 2 signal. Bi-directional data line to the memory card socket (SD bus DAT2 / MS bus). |+| 8 | PMOS | power_out | Card power output (switched Vcc for the memory card socket) via on-chip power MOSFET. Sources up to 200mA to the flash card. |+| 9 | VDD | power_in | Digital 3.3V power supply for the core logic. Decouple with a low-ESR capacitor to VSS. |+| 10 | 5V | power_in | VBUS 5V input from the USB host. Feeds the on-chip 5V-to-3.3V regulator. |+| 11 | GPIO | input | General-purpose I/O with internal pull-up when configured as input. Typically used for card detect / write-protect / mode-select strapping. |+| 12 | LED | output | Access LED driver output. Drives an indicator LED to show power / card-access activity. |+| 13 | VDDA | power_in | USB 2.0 PHY analog 3.3V power supply. Should be filtered/decoupled independently from digital VDD. |+| 14 | VSS | power_in | Power ground return. Tie to system ground together with pin 1. |+| 15 | DP | bidirectional | USB 2.0 differential data plus (D+). Analog PHY pin; route as a controlled 90Ω differential pair with DM. |+| 16 | DM | bidirectional | USB 2.0 differential data minus (D-). Analog PHY pin; route as a controlled 90Ω differential pair with DP. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Genesys Logic |+| Package | SSOP-16-150mil |+| Category | Interface |+| Pins | 16 |++## Ordering variants++- `GL823K-HCY04HCYXX`+- `GL823K-HCY04HCY04`++## CAD (KiCad official)++- Symbol: `GL823K-HCY04`+- Footprint: `Package_SO:SSOP-16_5.3x6.2mm_P0.65mm`+- 3D model: SSOP-16-150mil (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Genesys Logic datasheet](docs/gl823k-hcy04-datasheet.pdf) (15 pp, sha256 `1cd234445ebe7add`, retrieved 2026-08-17, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/gl823k-hcy04-datasheet.pdf)
page.jsonadded+34
@@ -0,0 +1,34 @@+{+  "slug": "gl823k-hcy04",+  "version": "0.1.0",+  "type": "component",+  "description": "Genesys Logic USB Converters, SSOP-16-150mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "interface",+    "gl823k-hcy04"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "gl823k-hcy04.kicad_sym",+    "gl823k-hcy04.kicad_mod",+    "gl823k-hcy04.glb",+    "gl823k-hcy04.step",+    "gl823k-hcy04.lbr",+    "docs/hero.png",+    "docs/gl823k-hcy04-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file