← Commit history

Set visibility: public

Ray ·23f945221e · ·parent 6d8a307
1 file changed +7−4
page.json+7−4
@@ -104,7 +104,7 @@         "number": "13",         "name": "VDDA",         "type": "power_in",-        "description": "Analog supply for the ADC/DAC/reset/PLL blocks, 2.6-3.6 V. Decouple with 100 nF + 1 \u00b5F close to the pin; also serves as internal VREF+ when VREF+ is absent."+        "description": "Analog supply for the ADC/DAC/reset/PLL blocks, 2.6-3.6 V. Decouple with 100 nF + 1 µF close to the pin; also serves as internal VREF+ when VREF+ is absent."       },       {         "number": "14",@@ -140,7 +140,7 @@         "number": "19",         "name": "VDD",         "type": "power_in",-        "description": "Digital I/O and core LDO supply, 2.6-3.6 V. Decouple each VDD pin with a 100 nF ceramic capacitor close to the pin plus a bulk 4.7 \u00b5F."+        "description": "Digital I/O and core LDO supply, 2.6-3.6 V. Decouple each VDD pin with a 100 nF ceramic capacitor close to the pin plus a bulk 4.7 µF."       },       {         "number": "20",@@ -212,7 +212,7 @@         "number": "31",         "name": "VCAP1",         "type": "power_out",-        "description": "Internal 1.2 V core LDO output (labelled NC / VCORE in the LQFP64 pinout). Must be connected to a 2.2 \u00b5F ceramic decoupling capacitor to VSS; do not connect to any external supply."+        "description": "Internal 1.2 V core LDO output (labelled NC / VCORE in the LQFP64 pinout). Must be connected to a 2.2 µF ceramic decoupling capacitor to VSS; do not connect to any external supply."       },       {         "number": "32",@@ -474,5 +474,8 @@     "docs/gd32f405rgt6-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file