← Commit history

gd25q32esig: factory component page (tier=lcsc)

Ray ·26c89c160b · ·parent 1713bcd
1 file changed +116−8
page.json+116−8
@@ -1,13 +1,126 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "gd25q32esig",+  "title": "GD25Q32ESIG",+  "brief": "GigaDevice Semicon Beijing NOR FLASH, SOP-8-208mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "GigaDevice Semicon Beijing NOR FLASH, SOP-8-208mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "memory",     "gd25q32esig"   ],+  "component": {+    "mpn": "GD25Q32ESIG",+    "manufacturer": "GigaDevice Semicon Beijing",+    "package": "SOP-8-208mil",+    "pin_count": 8,+    "category": "Memory",+    "subcategory": "NOR FLASH",+    "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/8b69af4486d868693c583937eecc29a7.pdf",+    "parts": {+      "symbol": "gd25q32esig.kicad_sym",+      "footprint": "gd25q32esig.kicad_mod",+      "model_3d": "gd25q32esig.glb",+      "model_3d_step": "gd25q32esig.step",+      "lbr": "gd25q32esig.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "CS#",+        "type": "input",+        "description": "Chip Select input, active low. Must be driven high when the device is not selected; must not be left floating after power-on. A high-to-low transition enables the device and starts a command sequence."+      },+      {+        "number": "2",+        "name": "SO/IO1",+        "type": "bidirectional",+        "description": "Serial Data Output (SO) in Standard SPI mode. Becomes bidirectional Data I/O 1 (IO1) in Dual and Quad SPI modes. Data shifts out on the falling edge of SCLK."+      },+      {+        "number": "3",+        "name": "WP#/IO2",+        "type": "bidirectional",+        "description": "Write Protect input (active low) when the QE bit in the Status Register is 0; asserting WP# low locks the BP4-BP0 and SRP0/SRP1 bits (hardware protection). When QE=1 the pin becomes bidirectional Data I/O 2 (IO2) for Quad SPI operations. Must be driven high or pulled up if unused."+      },+      {+        "number": "4",+        "name": "VSS",+        "type": "power_in",+        "description": "Device ground reference (0 V)."+      },+      {+        "number": "5",+        "name": "SI/IO0",+        "type": "bidirectional",+        "description": "Serial Data Input (SI) in Standard SPI mode. Becomes bidirectional Data I/O 0 (IO0) in Dual and Quad SPI modes. Data is latched on the rising edge of SCLK."+      },+      {+        "number": "6",+        "name": "SCLK",+        "type": "input",+        "description": "Serial Clock input. Provides the timing reference for the SPI bus. SPI modes 0 and 3 supported; input data is latched on the rising edge and output data shifts on the falling edge. Max 133 MHz for fast-read operations."+      },+      {+        "number": "7",+        "name": "HOLD#/IO3",+        "type": "bidirectional",+        "description": "Hold input (active low) when the QE bit is 0; asserting HOLD# low pauses serial communication while CS# is low without deselecting the device. When QE=1 the pin becomes bidirectional Data I/O 3 (IO3) for Quad SPI operations. Must be driven high or pulled up if unused."+      },+      {+        "number": "8",+        "name": "VCC",+        "type": "power_in",+        "description": "Power supply input. Full voltage range 2.7-3.6 V. Below the Write Inhibit Voltage (VWI) threshold the device resets automatically."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://datasheet.lcsc.com/datasheet/pdf/8b69af4486d868693c583937eecc29a7.pdf",+        "pages": 60,+        "sha256": "4eda438f26bc9bdd",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 8,+        "described": 8,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "GigaDevice Semicon Beijing",+      "Package": "SOP-8-208mil",+      "Category": "Memory",+      "Pins": "8"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "gd25q32esig"+  ],+  "discovery_pitch": "GD25Q32ESIG (GigaDevice Semicon Beijing) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +138,5 @@     "docs/gd25q32esig-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file