← Commit history

Initial commit: component/fm25040b-gtr

Ray ·499b0e690a ·6d ago
2 files changed +187
README.mdadded+44
@@ -0,0 +1,44 @@+# FM25040B-GTR++**Infineon Cypress Semicon** · FRAM · SOIC-8++FM25040B-GTR from Infineon Cypress Semicon, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | CS | input | Active LOW chip select input that activates the device; device enters standby mode and ignores other inputs when CS is HIGH. |+| 2 | SO | tri_state | Serial output driven on the falling edge of SCK during read operations; remains tri-stated at all other times including when HOLD is LOW. |+| 3 | WP | input | Active LOW write protect input that prevents all write operations including Status Register modification when LOW; must be tied to VDD if not used. |+| 4 | VSS | power_in | Power supply ground reference; must be connected to the system ground. |+| 5 | SI | input | Serial input pin sampled on the rising edge of SCK; must always be driven to a valid logic level to meet IDD specifications. |+| 6 | SCK | input | Serial clock input that synchronizes all I/O activity; operating frequency may be 0 to 20 MHz and may be interrupted at any time. |+| 7 | HOLD | input | HOLD input used to interrupt memory operations without aborting them; when LOW with SCK LOW, operation is suspended; must be tied to VDD if not used. |+| 8 | VDD | power_in | Power supply input with operating voltage range of 4.5 V to 5.5 V; provides power for all internal device circuits. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Infineon Cypress Semicon |+| Package | SOIC-8 |+| Category | Memory |+| Pins | 8 |++## CAD (KiCad official)++- Symbol: `FM25040B-GTR`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOIC-8 (KiCad packages3D, STEP)+- 3D model files: `fm25040b-gtr-etched.step` / `fm25040b-gtr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `fm25040b-gtr.step` / `fm25040b-gtr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Infineon Cypress Semicon datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586186023206596608) (22 pp, sha256 `85968dfdf87dfc9b`, retrieved 2026-09-29, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/fm25040b-gtr-datasheet.pdf)
page.jsonadded+143
@@ -0,0 +1,143 @@+{+  "slug": "fm25040b-gtr",+  "version": "0.1.0",+  "type": "component",+  "description": "Infineon Cypress Semicon FRAM, SOIC-8. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "memory",+    "fm25040b-gtr",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "fm25040b-gtr.kicad_sym",+    "fm25040b-gtr.kicad_mod",+    "fm25040b-gtr.glb",+    "fm25040b-gtr.step",+    "fm25040b-gtr.lbr",+    "docs/hero.png",+    "docs/fm25040b-gtr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "FM25040B-GTR",+    "manufacturer": "Infineon Cypress Semicon",+    "package": "SOIC-8",+    "pin_count": 8,+    "category": "Memory",+    "subcategory": "FRAM",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586186023206596608",+    "parts": {+      "symbol": "fm25040b-gtr.kicad_sym",+      "footprint": "fm25040b-gtr.kicad_mod",+      "model_3d": "fm25040b-gtr-etched.glb",+      "model_3d_plain": "fm25040b-gtr.glb",+      "model_3d_step": "fm25040b-gtr-etched.step",+      "model_3d_step_plain": "fm25040b-gtr.step",+      "lbr": "fm25040b-gtr.lbr"+    },+    "distributor_links": {+      "lcsc": "C55327",+      "digikey": "448-FM25040B-GTR-ND",+      "mouser": "877-FM25040B-GTR"+    },+    "distributor_check": {+      "checked_at": "2026-09-29T17:11:44Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "448-FM25040B-GTR-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "877-FM25040B-GTR",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "CS",+        "type": "input",+        "description": "Active LOW chip select input that activates the device; device enters standby mode and ignores other inputs when CS is HIGH."+      },+      {+        "number": "2",+        "name": "SO",+        "type": "tri_state",+        "description": "Serial output driven on the falling edge of SCK during read operations; remains tri-stated at all other times including when HOLD is LOW."+      },+      {+        "number": "3",+        "name": "WP",+        "type": "input",+        "description": "Active LOW write protect input that prevents all write operations including Status Register modification when LOW; must be tied to VDD if not used."+      },+      {+        "number": "4",+        "name": "VSS",+        "type": "power_in",+        "description": "Power supply ground reference; must be connected to the system ground."+      },+      {+        "number": "5",+        "name": "SI",+        "type": "input",+        "description": "Serial input pin sampled on the rising edge of SCK; must always be driven to a valid logic level to meet IDD specifications."+      },+      {+        "number": "6",+        "name": "SCK",+        "type": "input",+        "description": "Serial clock input that synchronizes all I/O activity; operating frequency may be 0 to 20 MHz and may be interrupted at any time."+      },+      {+        "number": "7",+        "name": "HOLD",+        "type": "input",+        "description": "HOLD input used to interrupt memory operations without aborting them; when LOW with SCK LOW, operation is suspended; must be tied to VDD if not used."+      },+      {+        "number": "8",+        "name": "VDD",+        "type": "power_in",+        "description": "Power supply input with operating voltage range of 4.5 V to 5.5 V; provides power for all internal device circuits."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586186023206596608",+        "pages": 22,+        "sha256": "85968dfdf87dfc9b",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 8,+        "described": 8,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file