← Commit history

Initial commit: component/dspic33ep256mc204-i

Ray ·4f88c09082 ·
2 files changed +121
README.mdadded+87
@@ -0,0 +1,87 @@+# dsPIC33EP256MC204-I++**Microchip Tech** · Digital Signal Processors (DSP/DSC) · TQFP-44(10x10)++dsPIC33EP256MC204-I from Microchip Tech, in a TQFP-44(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | TMS/ASDA1/RP41/RB9 | bidirectional | JTAG Test Mode Select input (internal pull-up when JTAG active); alternate I2C1 SDA (ASDA1); remappable peripheral pin 41; GPIO RB9. 5V tolerant. |+| 2 | RP54/RC6 | bidirectional | Remappable peripheral pin 54; GPIO RC6. Full digital I/O with PPS-selectable function. 5V tolerant. |+| 3 | RP55/RC7 | bidirectional | Remappable peripheral pin 55; GPIO RC7. 5V tolerant. |+| 4 | RP56/RC8 | bidirectional | Remappable peripheral pin 56; GPIO RC8. 5V tolerant. |+| 5 | RP57/RC9 | bidirectional | Remappable peripheral pin 57; GPIO RC9. 5V tolerant. |+| 6 | VSS | power_in | Digital ground reference. Tie to system ground. |+| 7 | VCAP | power_out | 1.8 V internal core regulator output. Requires a 10 µF low-ESR bypass capacitor to VSS. |+| 8 | RP42/PWM3H/RB10 | bidirectional | Motor-control PWM3 high-side output; remappable peripheral pin 42; GPIO RB10. 5V tolerant. |+| 9 | RP43/PWM3L/RB11 | bidirectional | Motor-control PWM3 low-side output; remappable peripheral pin 43; GPIO RB11. 5V tolerant. |+| 10 | RPI44/PWM2H/RB12 | bidirectional | Motor-control PWM2 high-side output; input-only remappable pin 44; GPIO RB12. 5V tolerant. |+| 11 | RPI45/PWM2L/CTPLS/RB13 | bidirectional | Motor-control PWM2 low-side output; CTMU pulse-generator output (CTPLS); input-only remappable pin 45; GPIO RB13. 5V tolerant. |+| 12 | TDO/RA10 | bidirectional | JTAG Test Data Out; GPIO RA10. |+| 13 | TDI/RA7 | bidirectional | JTAG Test Data In; GPIO RA7. |+| 14 | RPI46/PWM1H/T3CK/RB14 | bidirectional | Motor-control PWM1 high-side output; Timer3 external clock (T3CK); input-only remappable pin 46; GPIO RB14. 5V tolerant. |+| 15 | RPI47/PWM1L/T5CK/RB15 | bidirectional | Motor-control PWM1 low-side output; Timer5 external clock (T5CK); input-only remappable pin 47; GPIO RB15. 5V tolerant. |+| 16 | AVDD | power_in | Analog supply for ADC and analog peripherals. Must be connected; typically tied to VDD through a filter (3.0-3.6 V). |+| 17 | AVSS | power_in | Analog ground return for ADC and analog peripherals. Tie to system ground. |+| 18 | MCLR | input | Active-low master clear (reset) input and programming mode entry. Requires an external pull-up (typically 10 kΩ to VDD). |+| 19 | AN0/OA2OUT/RA0 | bidirectional | ADC analog input channel 0; Op Amp 2 output; GPIO RA0. |+| 20 | AN1/C2IN1+/RA1 | bidirectional | ADC analog input channel 1; Comparator 2 positive input; GPIO RA1. |+| 21 | PGED3/VREF-/AN2/C2IN1-/SS1/RPI32/CTED2/RB0 | bidirectional | ICSP data channel 3 (PGED3); ADC negative external reference (VREF-); ADC analog input 2; Comparator 2 negative input; SPI1 slave select; input-only remappable pin 32; CTMU edge trigger 2; GPIO RB0. |+| 22 | PGEC3/VREF+/AN3/OA1OUT/RPI33/CTED1/RB1 | bidirectional | ICSP clock channel 3 (PGEC3); ADC positive external reference (VREF+); ADC analog input 3; Op Amp 1 output; input-only remappable pin 33; CTMU edge trigger 1; GPIO RB1. |+| 23 | PGEC1/AN4/C1IN1+/RPI34/RB2 | bidirectional | ICSP clock channel 1 (PGEC1); ADC analog input 4; Comparator 1 positive input; input-only remappable pin 34; GPIO RB2. |+| 24 | PGED1/AN5/C1IN1-/RP35/RB3 | bidirectional | ICSP data channel 1 (PGED1); ADC analog input 5; Comparator 1 negative input; remappable peripheral pin 35; GPIO RB3. |+| 25 | AN6/OA3OUT/C4IN1+/OCFB/RC0 | bidirectional | ADC analog input 6; Op Amp 3 output; Comparator 4 positive input; Output Compare Fault B; GPIO RC0. |+| 26 | AN7/C3IN1-/C4IN1-/RC1 | bidirectional | ADC analog input 7; Comparator 3 negative input; Comparator 4 negative input; GPIO RC1. |+| 27 | AN8/C3IN1+/U1RTS/BCLK1/FLT3/RC2 | bidirectional | ADC analog input 8; Comparator 3 positive input; UART1 request-to-send / bit-clock; PWM fault 3 input; GPIO RC2. |+| 28 | VDD | power_in | Digital supply pin, 3.0-3.6 V. Decouple with 0.1 µF to VSS close to the pin. |+| 29 | VSS | power_in | Digital ground reference. |+| 30 | OSC1/CLKI/RA2 | bidirectional | Primary oscillator crystal input / external clock input; GPIO RA2. |+| 31 | OSC2/CLKO/RA3 | bidirectional | Primary oscillator crystal output / clock output (FOSC/2 or CLKO); GPIO RA3. |+| 32 | SDA2/RPI24/RA8 | bidirectional | I2C2 serial data (open-drain); input-only remappable pin 24; GPIO RA8. 5V tolerant. |+| 33 | FLT32/SCL2/RP36/RB4 | bidirectional | PWM fault input 32; I2C2 serial clock (open-drain); remappable peripheral pin 36; GPIO RB4. 5V tolerant. |+| 34 | CVREF2O/SDO1/RP20/T1CK/RA4 | bidirectional | Comparator voltage reference 2 output; SPI1 data out (default); Timer1 external clock; remappable peripheral pin 20; GPIO RA4. |+| 35 | SDI1/RPI25/RA9 | bidirectional | SPI1 data input (default); input-only remappable pin 25; GPIO RA9. |+| 36 | SCK1/RPI51/RC3 | bidirectional | SPI1 shift clock (default); input-only remappable pin 51; GPIO RC3. 5V tolerant. |+| 37 | SDA1/RPI52/RC4 | bidirectional | I2C1 serial data (open-drain); input-only remappable pin 52; GPIO RC4. 5V tolerant. |+| 38 | SCL1/RPI53/RC5 | bidirectional | I2C1 serial clock (open-drain); input-only remappable pin 53; GPIO RC5. 5V tolerant. |+| 39 | VSS | power_in | Digital ground reference. |+| 40 | VDD | power_in | Digital supply, 3.0-3.6 V. Decouple with 0.1 µF to VSS close to the pin. |+| 41 | PGED2/ASDA2/RP37/RB5 | bidirectional | ICSP data channel 2 (PGED2); alternate I2C2 data (ASDA2); remappable peripheral pin 37; GPIO RB5. 5V tolerant. |+| 42 | PGEC2/ASCL2/RP38/RB6 | bidirectional | ICSP clock channel 2 (PGEC2); alternate I2C2 clock (ASCL2); remappable peripheral pin 38; GPIO RB6. 5V tolerant. |+| 43 | RP39/INT0/RB7 | bidirectional | Remappable peripheral pin 39; External Interrupt 0 input; GPIO RB7. 5V tolerant. |+| 44 | TCK/CVREF1O/ASCL1/RP40/T4CK/RB8 | bidirectional | JTAG Test Clock; Comparator voltage reference 1 output; alternate I2C1 clock (ASCL1); remappable peripheral pin 40; Timer4 external clock; GPIO RB8. 5V tolerant. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Microchip Tech |+| Package | TQFP-44(10x10) |+| Category | Embedded Processors & Controllers |+| Pins | 44 |++## Ordering variants++Same part, different packaging or reel option.++- `dsPIC33EP256MC204-II/PT`+- `dsPIC33EP256MC204-II/ML`+- `dsPIC33EP256MC204-II/MV`++## CAD (KiCad official)++- Symbol: `dsPIC33EP256MC204-I`+- Footprint: `Package_QFP:TQFP-44_10x10mm_P0.8mm`+- 3D model: TQFP-44(10x10) (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Microchip Tech datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589806268639977472) (546 pp, sha256 `ee605a134379ee11`, retrieved 2026-08-17, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/dspic33ep256mc204-i-datasheet.pdf)
page.jsonadded+34
@@ -0,0 +1,34 @@+{+  "slug": "dspic33ep256mc204-i",+  "version": "0.1.0",+  "type": "component",+  "description": "Microchip Tech Digital Signal Processors (DSP/DSC), TQFP-44(10x10). Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "embedded processors & controllers",+    "dspic33ep256mc204-i"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "dspic33ep256mc204-i.kicad_sym",+    "dspic33ep256mc204-i.kicad_mod",+    "dspic33ep256mc204-i.glb",+    "dspic33ep256mc204-i.step",+    "dspic33ep256mc204-i.lbr",+    "docs/hero.png",+    "docs/dspic33ep256mc204-i-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file