← Commit history

ds90ub953trhbrq1: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)

Ray ·48f3b78e9a · ·parent 6c34810
2 files changed +110−30
package.json+68−28
@@ -68,37 +68,37 @@         "number": "1",         "name": "CSI_D1P",         "type": "input",-        "description": "CSI-2 data lane 1 positive differential input with matched 100\u03a9 (\u00b15%) impedance; optional, can be left floating if unused."+        "description": "CSI-2 data lane 1 positive differential input with matched 100Ω (±5%) impedance; optional, can be left floating if unused."       },       {         "number": "2",         "name": "CSI_D1N",         "type": "input",-        "description": "CSI-2 data lane 1 negative differential input with matched 100\u03a9 (\u00b15%) impedance; optional, can be left floating if unused."+        "description": "CSI-2 data lane 1 negative differential input with matched 100Ω (±5%) impedance; optional, can be left floating if unused."       },       {         "number": "3",         "name": "CSI_D0P",         "type": "input",-        "description": "CSI-2 data lane 0 positive differential input with matched 100\u03a9 (\u00b15%) impedance; optional, can be left floating if unused."+        "description": "CSI-2 data lane 0 positive differential input with matched 100Ω (±5%) impedance; optional, can be left floating if unused."       },       {         "number": "4",         "name": "CSI_D0N",         "type": "input",-        "description": "CSI-2 data lane 0 negative differential input with matched 100\u03a9 (\u00b15%) impedance; optional, can be left floating if unused."+        "description": "CSI-2 data lane 0 negative differential input with matched 100Ω (±5%) impedance; optional, can be left floating if unused."       },       {         "number": "5",         "name": "CSI_CLKP",         "type": "input",-        "description": "CSI-2 clock positive differential input with matched 100\u03a9 (\u00b15%) impedance."+        "description": "CSI-2 clock positive differential input with matched 100Ω (±5%) impedance."       },       {         "number": "6",         "name": "CSI_CLKN",         "type": "input",-        "description": "CSI-2 clock negative differential input with matched 100\u03a9 (\u00b15%) impedance."+        "description": "CSI-2 clock negative differential input with matched 100Ω (±5%) impedance."       },       {         "number": "7",@@ -110,73 +110,73 @@         "number": "8",         "name": "PDB",         "type": "input",-        "description": "Power-down bar input with internal 1M\u03a9 pull-down; device enabled when high (1.8V), disabled when low (0V); minimum pulse width 3ms for reset."+        "description": "Power-down bar input with internal 1MΩ pull-down; device enabled when high (1.8V), disabled when low (0V); minimum pulse width 3ms for reset."       },       {         "number": "9",         "name": "LPF1",         "type": "passive",-        "description": "Loop filter connection for PLL; typically connected to 0.022\u00b5F capacitor between this pin and VDDPLL."+        "description": "Loop filter connection for PLL; typically connected to 0.022µF capacitor between this pin and VDDPLL."       },       {         "number": "10",         "name": "VDDPLL_CAP",         "type": "passive",-        "description": "Internal PLL regulator decoupling capacitor connection; typically connected to 10\u00b5F, 0.1\u00b5F, and 0.01\u00b5F capacitors to ground."+        "description": "Internal PLL regulator decoupling capacitor connection; typically connected to 10µF, 0.1µF, and 0.01µF capacitors to ground."       },       {         "number": "11",         "name": "VDDPLL",         "type": "power_in",-        "description": "1.8V \u00b15% analog power supply for PLL; typically connected to 1\u00b5F and 0.01\u00b5F decoupling capacitors to ground."+        "description": "1.8V ±5% analog power supply for PLL; typically connected to 1µF and 0.01µF decoupling capacitors to ground."       },       {         "number": "12",         "name": "LPF2",         "type": "passive",-        "description": "Loop filter connection for PLL; typically connected to 0.1\u00b5F capacitor between this pin and ground."+        "description": "Loop filter connection for PLL; typically connected to 0.1µF capacitor between this pin and ground."       },       {         "number": "13",         "name": "DOUT-",         "type": "bidirectional",-        "description": "FPD-Link III differential output negative line; must be AC-coupled with 15-47nF capacitor to deserializer; 50\u03a9 characteristic impedance required."+        "description": "FPD-Link III differential output negative line; must be AC-coupled with 15-47nF capacitor to deserializer; 50Ω characteristic impedance required."       },       {         "number": "14",         "name": "DOUT+",         "type": "bidirectional",-        "description": "FPD-Link III differential output positive line; must be AC-coupled with 33-100nF capacitor to deserializer; 50\u03a9 characteristic impedance required."+        "description": "FPD-Link III differential output positive line; must be AC-coupled with 33-100nF capacitor to deserializer; 50Ω characteristic impedance required."       },       {         "number": "15",         "name": "VDDDRV_CAP",         "type": "passive",-        "description": "Internal driver regulator decoupling capacitor connection; typically connected to 10\u00b5F, 0.1\u00b5F, and 0.01\u00b5F capacitors to ground."+        "description": "Internal driver regulator decoupling capacitor connection; typically connected to 10µF, 0.1µF, and 0.01µF capacitors to ground."       },       {         "number": "16",         "name": "VDDDRV",         "type": "power_in",-        "description": "1.8V \u00b15% analog power supply for driver circuits; typically connected to 1\u00b5F and 0.01\u00b5F decoupling capacitors to ground."+        "description": "1.8V ±5% analog power supply for driver circuits; typically connected to 1µF and 0.01µF decoupling capacitors to ground."       },       {         "number": "17",         "name": "GPIO_0",         "type": "bidirectional",-        "description": "General-purpose input/output pin with 300k\u03a9 internal pull-down; defaults to input on power-up; can be configured to detect external voltage with 3-bit ADC."+        "description": "General-purpose input/output pin with 300kΩ internal pull-down; defaults to input on power-up; can be configured to detect external voltage with 3-bit ADC."       },       {         "number": "18",         "name": "GPIO_1",         "type": "bidirectional",-        "description": "General-purpose input/output pin with 300k\u03a9 internal pull-down; defaults to input on power-up; can be configured to detect external voltage with 3-bit ADC."+        "description": "General-purpose input/output pin with 300kΩ internal pull-down; defaults to input on power-up; can be configured to detect external voltage with 3-bit ADC."       },       {         "number": "19",         "name": "CLK_OUT/IDX",         "type": "bidirectional",-        "description": "Dual-function pin: strapped at power-up as IDX to set I2C address and pull-up voltage (1.8V or 3.3V); switches to CLK_OUT after boot with minimum 35k\u03a9 load impedance required."+        "description": "Dual-function pin: strapped at power-up as IDX to set I2C address and pull-up voltage (1.8V or 3.3V); switches to CLK_OUT after boot with minimum 35kΩ load impedance required."       },       {         "number": "20",@@ -212,49 +212,49 @@         "number": "25",         "name": "VDDD",         "type": "power_in",-        "description": "1.8V \u00b15% digital power supply; typically connected to 1\u00b5F and 0.01\u00b5F decoupling capacitors to ground."+        "description": "1.8V ±5% digital power supply; typically connected to 1µF and 0.01µF decoupling capacitors to ground."       },       {         "number": "26",         "name": "VDDD_CAP",         "type": "passive",-        "description": "Internal digital regulator decoupling capacitor connection; typically connected to 10\u00b5F, 0.1\u00b5F, and 0.01\u00b5F capacitors to ground."+        "description": "Internal digital regulator decoupling capacitor connection; typically connected to 10µF, 0.1µF, and 0.01µF capacitors to ground."       },       {         "number": "27",         "name": "GPIO_2",         "type": "bidirectional",-        "description": "General-purpose input/output pin with 300k\u03a9 internal pull-down; defaults to input on power-up; can be configured to detect external voltage with 3-bit ADC."+        "description": "General-purpose input/output pin with 300kΩ internal pull-down; defaults to input on power-up; can be configured to detect external voltage with 3-bit ADC."       },       {         "number": "28",         "name": "GPIO_3",         "type": "bidirectional",-        "description": "General-purpose input/output pin with 300k\u03a9 internal pull-down; defaults to input on power-up; can be configured to detect external voltage with 3-bit ADC."+        "description": "General-purpose input/output pin with 300kΩ internal pull-down; defaults to input on power-up; can be configured to detect external voltage with 3-bit ADC."       },       {         "number": "29",         "name": "CSI_D3P",         "type": "input",-        "description": "CSI-2 data lane 3 positive differential input with matched 100\u03a9 (\u00b15%) impedance."+        "description": "CSI-2 data lane 3 positive differential input with matched 100Ω (±5%) impedance."       },       {         "number": "30",         "name": "CSI_D3N",         "type": "input",-        "description": "CSI-2 data lane 3 negative differential input with matched 100\u03a9 (\u00b15%) impedance."+        "description": "CSI-2 data lane 3 negative differential input with matched 100Ω (±5%) impedance."       },       {         "number": "31",         "name": "CSI_D2P",         "type": "input",-        "description": "CSI-2 data lane 2 positive differential input with matched 100\u03a9 (\u00b15%) impedance."+        "description": "CSI-2 data lane 2 positive differential input with matched 100Ω (±5%) impedance."       },       {         "number": "32",         "name": "CSI_D2N",         "type": "input",-        "description": "CSI-2 data lane 2 negative differential input with matched 100\u03a9 (\u00b15%) impedance."+        "description": "CSI-2 data lane 2 negative differential input with matched 100Ω (±5%) impedance."       },       {         "number": "33",@@ -298,6 +298,46 @@     "viewers": {       "symbol": "viewers/symbol.html",       "footprint": "viewers/footprint.html"-    }+    },+    "models_3d": [+      {+        "file": "ds90ub953trhbrq1.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          5.0,+          5.0,+          0.875+        ],+        "zmin_mm": 0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "5fa713ea46b36980895812ed853577889b7cb06d275041a39b99bc0be305dc79",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "ds90ub953trhbrq1-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          5.0,+          5.0,+          0.875+        ],+        "zmin_mm": 0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "f3cef566c67a9da93747c3c842f4d6e6074ef4de64972c7cfda80397dcc5e3c6",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]   }-}\ No newline at end of file+}
page.json+42−2
@@ -283,7 +283,47 @@     "viewers": {       "symbol": "viewers/symbol.html",       "footprint": "viewers/footprint.html"-    }+    },+    "models_3d": [+      {+        "file": "ds90ub953trhbrq1.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          5.0,+          5.0,+          0.875+        ],+        "zmin_mm": 0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "5fa713ea46b36980895812ed853577889b7cb06d275041a39b99bc0be305dc79",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "ds90ub953trhbrq1-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          5.0,+          5.0,+          0.875+        ],+        "zmin_mm": 0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "f3cef566c67a9da93747c3c842f4d6e6074ef4de64972c7cfda80397dcc5e3c6",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]   },   "metadata": {     "specs": {@@ -330,4 +370,4 @@   "visibility": {     "public": true   }-}\ No newline at end of file+}