← Commit history

Set visibility: public

Ray ·b88efeecf9 · ·parent 2bd6d74
1 file changed +12−9
page.json+12−9
@@ -38,13 +38,13 @@         "number": "1",         "name": "VCP",         "type": "power_out",-        "description": "Charge pump output voltage supplying gate driver power; connect 0.22\u00b5F 16V X7R ceramic capacitor to VM."+        "description": "Charge pump output voltage supplying gate driver power; connect 0.22µF 16V X7R ceramic capacitor to VM."       },       {         "number": "2",         "name": "VM",         "type": "power_in",-        "description": "Motor power supply voltage input ranging 4.5V to 33V; bypass each pin with 0.01\u00b5F ceramic capacitor and bulk capacitor to PGND."+        "description": "Motor power supply voltage input ranging 4.5V to 33V; bypass each pin with 0.01µF ceramic capacitor and bulk capacitor to PGND."       },       {         "number": "3",@@ -110,7 +110,7 @@         "number": "13",         "name": "VM",         "type": "power_in",-        "description": "Motor power supply voltage input ranging 4.5V to 33V; bypass with 0.01\u00b5F ceramic capacitor and bulk capacitor to PGND."+        "description": "Motor power supply voltage input ranging 4.5V to 33V; bypass with 0.01µF ceramic capacitor and bulk capacitor to PGND."       },       {         "number": "14",@@ -122,7 +122,7 @@         "number": "15",         "name": "DVDD",         "type": "power_out",-        "description": "Internal regulator output providing 4.75V to 5.25V logic power; bypass with 0.47\u00b5F to 1\u00b5F X7R ceramic capacitor to GND."+        "description": "Internal regulator output providing 4.75V to 5.25V logic power; bypass with 0.47µF to 1µF X7R ceramic capacitor to GND."       },       {         "number": "16",@@ -146,7 +146,7 @@         "number": "19",         "name": "TOFF",         "type": "input",-        "description": "PWM chopping OFF-time four-level input pin; sets 7\u00b5s, 16\u00b5s, 24\u00b5s, or 32\u00b5s OFF duration and ripple current in intelligent tuning mode."+        "description": "PWM chopping OFF-time four-level input pin; sets 7µs, 16µs, 24µs, or 32µs OFF duration and ripple current in intelligent tuning mode."       },       {         "number": "20",@@ -188,19 +188,19 @@         "number": "26",         "name": "nSLEEP",         "type": "input",-        "description": "Sleep mode control input with internal pull-down; logic high enables device, logic low enters 2\u00b5A low-power sleep mode; low pulse clears fault."+        "description": "Sleep mode control input with internal pull-down; logic high enables device, logic low enters 2µA low-power sleep mode; low pulse clears fault."       },       {         "number": "27",         "name": "CPL",         "type": "passive",-        "description": "Charge pump negative switching node; connect 0.022\u00b5F X7R ceramic capacitor between CPL and CPH for charge pump energy storage."+        "description": "Charge pump negative switching node; connect 0.022µF X7R ceramic capacitor between CPL and CPH for charge pump energy storage."       },       {         "number": "28",         "name": "CPH",         "type": "passive",-        "description": "Charge pump positive switching node; connect 0.022\u00b5F X7R ceramic capacitor between CPH and CPL for charge pump energy storage."+        "description": "Charge pump positive switching node; connect 0.022µF X7R ceramic capacitor between CPH and CPL for charge pump energy storage."       },       {         "number": "29",@@ -287,5 +287,8 @@     "docs/drv8425pwpr-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file