← Commit history

dp2293: restore the component block (pinout + model declarations) from this page's own README and symbol

Ray ·0db37d12fe · ·parent 267119d
1 file changed +62−1
page.json+62−1
@@ -33,5 +33,66 @@   "author": {     "name": "Ray",     "email": "[email protected]"+  },+  "component": {+    "mpn": "DP2293",+    "manufacturer": "Shenzhen Developer Microelec",+    "package": "SOT-23-6",+    "pin_count": 6,+    "category": "AC-DC Controllers and Regulators",+    "parts": {+      "symbol": "dp2293.kicad_sym",+      "footprint": "dp2293.kicad_mod",+      "model_3d": "dp2293-etched.glb",+      "model_3d_plain": "dp2293.glb",+      "model_3d_step": "dp2293-etched.step",+      "model_3d_step_plain": "dp2293.step",+      "lbr": "dp2293.lbr"+    },+    "pins": [+      {+        "number": "1",+        "name": "GND",+        "type": "power_in",+        "description": "IC ground reference. All internal circuitry is referenced to this pin."+      },+      {+        "number": "2",+        "name": "FB",+        "type": "input",+        "description": "Feedback pin. Loop regulation is achieved by connecting a photo-coupler to this pin. PWM duty cycle is determined by FB voltage and the current-sense signal at pin 4 (CS). FB open voltage is 5.5 V typical; FB input impedance 20 kΩ; PWM gain ΔVFB/ΔVCS = 2.0 V/V. Vskip ≈ 1.0 V, OLP threshold VTH_OLP ≈ 3.6 V."+      },+      {+        "number": "3",+        "name": "PRT",+        "type": "input",+        "description": "Voltage-sense pin for input Brownout Protection (BOP) and output Over Voltage Protection (OVP). Senses the auxiliary-winding divider voltage; OVP threshold VOVP = 2.5 V typical; brownout trigger current 100 uA / recovery 110 uA. Absolute max -0.3 to 7 V."+      },+      {+        "number": "4",+        "name": "CS",+        "type": "input",+        "description": "Current-sense input pin. Senses primary-side MOSFET current across the external sense resistor for cycle-by-cycle current limiting (VCS_max = 1.0 V typical) and PWM control. Includes 300 ns leading-edge blanking (LEB) and internal slope compensation. Absolute max -0.3 to 7 V."+      },+      {+        "number": "5",+        "name": "VDD",+        "type": "power_in",+        "description": "IC power-supply pin. UVLO turn-on at 21 V typical, turn-off at 9 V typical; VDD OVP threshold 31 V typical; internal Zener clamp at 35 V typical. Recommended operating range 10-28 V; absolute max 33 V. Start-up current 2 uA typical, operating current 1.2 mA typical."+      },+      {+        "number": "6",+        "name": "GATE",+        "type": "output",+        "description": "Totem-pole gate-driver output to drive the external primary MOSFET. 400 mA drive capability with soft driving waveform for EMI reduction. Internal 13 V clamp for MOSFET gate protection. VOL ≤ 1 V @ 20 mA sink, VOH ≥ 7.5 V @ 20 mA source; rise 150 ns / fall 60 ns (1 nF load). Absolute max 20 V."+      }+    ],+    "provenance": {+      "rebuilt": "component block rebuilt 2026-10-05 from this page's own README pinout table and .kicad_sym (pins cross-checked), no re-extraction"+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }   }-}\ No newline at end of file+}