← Commit history

Set visibility: public

Ray ·a961a33f6d · ·parent fa2c430
1 file changed +10−7
page.json+10−7
@@ -32,13 +32,13 @@         "number": "1",         "name": "A0",         "type": "input",-        "description": "Channel-select address bit 0 (LSB). TTL/CMOS/LV (3 V) compatible digital input; input current \u00b11 \u00b5A max. Together with A1, A2, and EN, selects which of the 8 S inputs is routed to D per the truth table."+        "description": "Channel-select address bit 0 (LSB). TTL/CMOS/LV (3 V) compatible digital input; input current ±1 µA max. Together with A1, A2, and EN, selects which of the 8 S inputs is routed to D per the truth table."       },       {         "number": "2",         "name": "EN",         "type": "input",-        "description": "Active-high enable input. When EN = 0, all switches are off (None selected); when EN = 1, the switch addressed by A2/A1/A0 is on. TTL/CMOS/LV(3 V) compatible; VINH \u2265 2.4 V, VINL \u2264 0.8 V (at V+ = 12 V)."+        "description": "Active-high enable input. When EN = 0, all switches are off (None selected); when EN = 1, the switch addressed by A2/A1/A0 is on. TTL/CMOS/LV(3 V) compatible; VINH ≥ 2.4 V, VINL ≤ 0.8 V (at V+ = 12 V)."       },       {         "number": "3",@@ -50,7 +50,7 @@         "number": "4",         "name": "S1",         "type": "passive",-        "description": "Analog switch source terminal for channel 1. Bidirectional analog signal path (channel conducts equally well in both directions). Signal range 0 to 12 V at V+ = 12 V single supply, or \u00b15 V at \u00b15 V dual supply; RDS(on) \u2248 17 \u03a9 typ."+        "description": "Analog switch source terminal for channel 1. Bidirectional analog signal path (channel conducts equally well in both directions). Signal range 0 to 12 V at V+ = 12 V single supply, or ±5 V at ±5 V dual supply; RDS(on) ≈ 17 Ω typ."       },       {         "number": "5",@@ -104,7 +104,7 @@         "number": "13",         "name": "V+",         "type": "power_in",-        "description": "Positive analog supply. 3 V to 16 V single-supply, or up to +8 V dual-supply. Sets the digital-input logic thresholds and the internal regulator that powers the decoder/driver. Quiescent supply current I+ = 3.5 \u00b5A typ (6 \u00b5A max)."+        "description": "Positive analog supply. 3 V to 16 V single-supply, or up to +8 V dual-supply. Sets the digital-input logic thresholds and the internal regulator that powers the decoder/driver. Quiescent supply current I+ = 3.5 µA typ (6 µA max)."       },       {         "number": "14",@@ -116,13 +116,13 @@         "number": "15",         "name": "A2",         "type": "input",-        "description": "Channel-select address bit 2 (MSB). TTL/CMOS/LV(3 V) compatible digital input; input current \u00b11 \u00b5A max. Together with A1, A0, and EN, selects one of the 8 S channels per the truth table."+        "description": "Channel-select address bit 2 (MSB). TTL/CMOS/LV(3 V) compatible digital input; input current ±1 µA max. Together with A1, A0, and EN, selects one of the 8 S channels per the truth table."       },       {         "number": "16",         "name": "A1",         "type": "input",-        "description": "Channel-select address bit 1. TTL/CMOS/LV(3 V) compatible digital input; input current \u00b11 \u00b5A max. Together with A0, A2, and EN, selects one of the 8 S channels per the truth table."+        "description": "Channel-select address bit 1. TTL/CMOS/LV(3 V) compatible digital input; input current ±1 µA max. Together with A0, A2, and EN, selects one of the 8 S channels per the truth table."       }     ],     "provenance": {@@ -208,5 +208,8 @@     "docs/dg408ledy-t1-ge3-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file