← Commit history

Initial commit: component/dac7811idgsr

Ray ·f51313bda5 ·3d ago
2 files changed +218
README.mdadded+47
@@ -0,0 +1,47 @@+# DAC7811IDGSR++**Texas Instruments** · Digital To Analog Converters (DACs) · VSSOP-10-0.5mm++DAC7811IDGSR from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | IOUT1 | output | DAC current output. |+| 2 | IOUT2 | passive | DAC analog ground, normally tied to the analog ground of the system. |+| 3 | GND | power_in | Ground pin. |+| 4 | SCLK | input | Serial clock input; data is clocked into the input shift register on the falling edge by default, or the rising edge if configured via the serial control bits. |+| 5 | SDIN | input | Serial data input; data is clocked into the 16-bit input register on the active edge of SCLK (falling edge by default at power-up). |+| 6 | SYNC | input | Active-low frame synchronization input; when low it powers on the SCLK and DIN buffers and enables the input shift register, with data latched on the 16th active clock edge in stand-alone mode. |+| 7 | SDO | output | Serial data output for daisy-chaining and readback of DAC register contents, clocked out on the edge opposite the active loading edge. |+| 8 | VDD | power_in | Positive power supply input, operable from 2.7 V to 5.5 V. |+| 9 | VREF | power_in | DAC reference voltage input, recommended range -15 V to 15 V. |+| 10 | RFB | output | DAC feedback resistor pin; connect to the external amplifier output to establish the DAC voltage output. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | VSSOP-10-0.5mm |+| Category | ADC/DAC/Data Conversion |+| Pins | 10 |++## CAD (KiCad official)++- Symbol: `DAC7811IDGSR`+- Footprint: `Package_SO:MSOP-10_3x3mm_P0.5mm`+- 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)+- 3D model files: `dac7811idgsr-etched.step` / `dac7811idgsr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `dac7811idgsr.step` / `dac7811idgsr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/dac7811) (31 pp, sha256 `b8c9f325a70219e2`, retrieved 2026-10-03, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/dac7811idgsr-datasheet.pdf)
page.jsonadded+171
@@ -0,0 +1,171 @@+{+  "slug": "dac7811idgsr",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Digital To Analog Converters (DACs), VSSOP-10-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "adc-dac-data conversion",+    "dac7811idgsr",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "dac7811idgsr.kicad_sym",+    "dac7811idgsr.kicad_mod",+    "dac7811idgsr.glb",+    "dac7811idgsr.step",+    "dac7811idgsr.lbr",+    "docs/hero.png",+    "docs/dac7811idgsr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "dac7811idgsr-hero.glb",+    "dac7811idgsr-hero.overlay.json"+  ],+  "component": {+    "mpn": "DAC7811IDGSR",+    "manufacturer": "Texas Instruments",+    "package": "VSSOP-10-0.5mm",+    "pin_count": 10,+    "category": "ADC/DAC/Data Conversion",+    "subcategory": "Digital To Analog Converters (DACs)",+    "datasheet": "https://www.ti.com/cn/lit/gpn/dac7811",+    "parts": {+      "symbol": "dac7811idgsr.kicad_sym",+      "footprint": "dac7811idgsr.kicad_mod",+      "model_3d": "dac7811idgsr-hero.glb",+      "model_3d_plain": "dac7811idgsr.glb",+      "model_3d_step": "dac7811idgsr-etched.step",+      "model_3d_step_plain": "dac7811idgsr.step",+      "lbr": "dac7811idgsr.lbr"+    },+    "distributor_links": {+      "lcsc": 390090,+      "digikey": "296-19660-2-ND",+      "mouser": "595-DAC7811IDGSR"+    },+    "distributor_check": {+      "checked_at": "2026-10-03T01:37:01Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-19660-2-ND",+        "status": "found"+      },+      "mouser": {+        "pn": "595-DAC7811IDGSR",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "IOUT1",+        "type": "output",+        "description": "DAC current output."+      },+      {+        "number": "2",+        "name": "IOUT2",+        "type": "passive",+        "description": "DAC analog ground, normally tied to the analog ground of the system."+      },+      {+        "number": "3",+        "name": "GND",+        "type": "power_in",+        "description": "Ground pin."+      },+      {+        "number": "4",+        "name": "SCLK",+        "type": "input",+        "description": "Serial clock input; data is clocked into the input shift register on the falling edge by default, or the rising edge if configured via the serial control bits."+      },+      {+        "number": "5",+        "name": "SDIN",+        "type": "input",+        "description": "Serial data input; data is clocked into the 16-bit input register on the active edge of SCLK (falling edge by default at power-up)."+      },+      {+        "number": "6",+        "name": "SYNC",+        "type": "input",+        "description": "Active-low frame synchronization input; when low it powers on the SCLK and DIN buffers and enables the input shift register, with data latched on the 16th active clock edge in stand-alone mode."+      },+      {+        "number": "7",+        "name": "SDO",+        "type": "output",+        "description": "Serial data output for daisy-chaining and readback of DAC register contents, clocked out on the edge opposite the active loading edge."+      },+      {+        "number": "8",+        "name": "VDD",+        "type": "power_in",+        "description": "Positive power supply input, operable from 2.7 V to 5.5 V."+      },+      {+        "number": "9",+        "name": "VREF",+        "type": "power_in",+        "description": "DAC reference voltage input, recommended range -15 V to 15 V."+      },+      {+        "number": "10",+        "name": "RFB",+        "type": "output",+        "description": "DAC feedback resistor pin; connect to the external amplifier output to establish the DAC voltage output."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "extractor flagged: IOUT2 is classified as output type but description explicitly states 'DAC Analog Ground' which typic; Diagram on PAGE 3 is labeled 'MSOP PACKAGE' but package specification indicates VSSOP (DGS); package"+        ],+        "pages_sent": 7,+        "cost_usd": 0.1031,+        "at": "2026-10-03T01:36:39"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/dac7811",+        "pages": 31,+        "sha256": "b8c9f325a70219e2",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 10,+        "described": 10,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file