CS2100CP-CZZR

@@ -0,0 +1,55 @@+# CS2100CP-CZZR++**Cirrus Logic** · Clock Generators, PLLs, Frequency Synthesizers · MSOP-10++CS2100CP-CZZR from Cirrus Logic, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VD | power_in | Digital Power. Positive 3.3 V power supply for the digital and analog sections. Requires local decoupling (typ. 0.1 uF + 1 uF to GND). |+| 2 | GND | power_in | Ground reference for the device. |+| 3 | CLK_OUT | output | PLL Clock Output. Buffered low-jitter clock output, 6 to 75 MHz range, driven by the fractional-N synthesizer. |+| 4 | AUX_OUT | output | Auxiliary Output. Outputs a buffered version of one of the input or output clocks, or a status signal (e.g. PLL lock indicator), depending on register configuration. |+| 5 | CLK_IN | input | Frequency Reference Clock Input to the Digital PLL. Accepts 50 Hz to 30 MHz reference clock for the output-to-input ratio tracking. |+| 6 | XTO | output | Crystal Oscillator Output. Pair with XTI to connect an external crystal (8-75 MHz) used as the low-jitter timing reference; leave N.C. when using an external REF_CLK on pin 7. |+| 7 | XTI/REF_CLK | input | Muxed Crystal Input / External Reference Clock Input. XTI is the crystal I/O pin (with XTO) for an external crystal; REF_CLK is the input for an externally generated low-jitter timing reference clock (8-75 MHz). |+| 8 | AD0/CS | input | Muxed Address Bit 0 (I2C mode) / Control Port Chip Select (SPI mode). AD0 selects the I2C device address LSB when using I2C; CS (active low) enables the serial port when using SPI. |+| 9 | SCL/CCLK | input | Control Port Clock. Serial clock for both the I2C (SCL) and SPI (CCLK) control interfaces. |+| 10 | SDA/CDIN | bidirectional | Serial Control Data. SDA is the bidirectional data line in I2C mode; CDIN is the input data line in SPI mode. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Cirrus Logic |+| Package | MSOP-10 |+| Category | Clock/Timing |+| Pins | 10 |++## Ordering variants++Same part, different packaging or reel option.++- `CS2100CP-CZZR`+- `CS2100CP-CZZRDZZ`+- `CS2100CP-CZZRDZZR`+- `CS2100CP-CZZREZZ`+- `CS2100CP-CZZREZZR`++## CAD (KiCad official)++- Symbol: `CS2100CP-CZZR`+- Footprint: `Package_SO:MSOP-10_3x3mm_P0.5mm`+- 3D model: MSOP-10 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Cirrus Logic datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588907254023774208) (33 pp, sha256 `dc2432ea2b460da2`, retrieved 2026-08-17, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/cs2100cp-czzr-datasheet.pdf)

@@ -0,0 +1,34 @@+{+  "slug": "cs2100cp-czzr",+  "version": "0.1.0",+  "type": "component",+  "description": "Cirrus Logic Clock Generators, PLLs, Frequency Synthesizers, MSOP-10. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "clock-timing",+    "cs2100cp-czzr"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "cs2100cp-czzr.kicad_sym",+    "cs2100cp-czzr.kicad_mod",+    "cs2100cp-czzr.glb",+    "cs2100cp-czzr.step",+    "cs2100cp-czzr.lbr",+    "docs/hero.png",+    "docs/cs2100cp-czzr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file