← Commit history

orderable attributes: rebuild .lbr with adom-lbr 2.18.0 so MPN, MANUFACTURER and the distributor part numbers reach <technology> (LCSC_PN C3034870). The published library carried no attributes at all, so a BOM had nothing to buy from. Distributor PNs matched on exact MPN AND corroborating manufacturer.

Ray ·eb9599e893 · ·parent 8fa8d4b
2 files changed +28−8
cn825z.lbr+20−2
@@ -60,6 +60,18 @@   <smd name="4" x="1.1375" y="-0.9500" dx="1.3250" dy="0.6000" layer="1"/>   <smd name="5" x="1.1375" y="-0.0000" dx="1.3250" dy="0.6000" layer="1"/>   <smd name="6" x="1.1375" y="0.9500" dx="1.3250" dy="0.6000" layer="1"/>+  <polygon width="0.1200" layer="21">+    <vertex x="-1.4500" y="1.5100"/>+    <vertex x="-1.6900" y="1.8400"/>+    <vertex x="-1.2100" y="1.8400"/>+  </polygon>+  <polygon width="0.1000" layer="51">+    <vertex x="-0.4000" y="1.4500"/>+    <vertex x="0.8000" y="1.4500"/>+    <vertex x="0.8000" y="-1.4500"/>+    <vertex x="-0.8000" y="-1.4500"/>+    <vertex x="-0.8000" y="1.0500"/>+  </polygon>   <wire x1="-0.9100" y1="1.5600" x2="0.9100" y2="1.5600" width="0.1200" layer="21"/>   <wire x1="-0.9100" y1="1.5100" x2="-0.9100" y2="1.5600" width="0.1200" layer="21"/>   <wire x1="-0.9100" y1="-1.5600" x2="-0.9100" y2="-1.5100" width="0.1200" layer="21"/>@@ -68,7 +80,7 @@   <wire x1="0.9100" y1="-1.5600" x2="-0.9100" y2="-1.5600" width="0.1200" layer="21"/>   <text x="0" y="2.212" size="1.27" layer="25" align="bottom-center">&gt;NAME</text>   <text x="0" y="-2.212" size="1.27" layer="27" align="top-center">&gt;VALUE</text>-<!--adom-pin1--><polygon width="0.0500" layer="21"><vertex x="-1.4500" y="1.5100"/><vertex x="-1.6900" y="1.8400"/><vertex x="-1.2100" y="1.8400"/></polygon></package>+</package> </packages> <symbols> <symbol name="CN825Z">@@ -102,7 +114,13 @@         <connect gate="G$1" pin="RESET" pad="5"/>         <connect gate="G$1" pin="VCC" pad="4"/>       </connects>-      <technologies><technology name=""/></technologies>+      <technologies>+        <technology name="">+          <attribute name="MPN" value="CN825Z" constant="no"/>+          <attribute name="MANUFACTURER" value="ShangHai Consonance Elec" constant="no"/>+          <attribute name="LCSC_PN" value="C3034870" constant="no"/>+        </technology>+      </technologies>     </device>   </devices> </deviceset>
page.json+8−6
@@ -26,13 +26,15 @@       "model_3d_step": "cn825z.step",       "lbr": "cn825z.lbr"     },-    "distributor_links": {},+    "distributor_links": {+      "lcsc": "C3034870"+    },     "pins": [       {         "number": "1",         "name": "/MR",         "type": "input",-        "description": "Manual reset input, active-low. Pulling this pin low triggers a reset pulse on both RESET outputs. Internally pulled up to VCC via 50 kΩ (38-62 kΩ), so it may be left floating when unused. Can be driven by CMOS, open-drain, or open-collector; a contact switch to GND is sufficient (no external debounce needed). /MR pulse width min 1 µs; /MR-to-reset delay max 500 ns."+        "description": "Manual reset input, active-low. Pulling this pin low triggers a reset pulse on both RESET outputs. Internally pulled up to VCC via 50 k\u03a9 (38-62 k\u03a9), so it may be left floating when unused. Can be driven by CMOS, open-drain, or open-collector; a contact switch to GND is sufficient (no external debounce needed). /MR pulse width min 1 \u00b5s; /MR-to-reset delay max 500 ns."       },       {         "number": "2",@@ -44,25 +46,25 @@         "number": "3",         "name": "/RESET",         "type": "output",-        "description": "Active-low reset output. Driven low whenever VCC is below the reset threshold (2.32V typ. for CN825Z), /MR is low, or the watchdog timer overflows. Once the fault clears, /RESET remains low for at least 140 ms (200 ms typ.) before releasing high. VOL=0.3V max at ISINK=3.2 mA; guaranteed valid down to VCC=1.1V (VOL=0.3V max at ISINK=150 µA)."+        "description": "Active-low reset output. Driven low whenever VCC is below the reset threshold (2.32V typ. for CN825Z), /MR is low, or the watchdog timer overflows. Once the fault clears, /RESET remains low for at least 140 ms (200 ms typ.) before releasing high. VOL=0.3V max at ISINK=3.2 mA; guaranteed valid down to VCC=1.1V (VOL=0.3V max at ISINK=150 \u00b5A)."       },       {         "number": "4",         "name": "VCC",         "type": "power_in",-        "description": "Positive supply input; also the monitored voltage. Operating range 1.1V to 6.5V (abs-max 6.5V). Continuously compared against the internal 2.32V reset threshold (CN825Z, ±1%). Supply current 2.7 µA typ. below threshold, 16 µA typ. above threshold."+        "description": "Positive supply input; also the monitored voltage. Operating range 1.1V to 6.5V (abs-max 6.5V). Continuously compared against the internal 2.32V reset threshold (CN825Z, \u00b11%). Supply current 2.7 \u00b5A typ. below threshold, 16 \u00b5A typ. above threshold."       },       {         "number": "5",         "name": "RESET",         "type": "output",-        "description": "Active-high reset output. Driven high whenever VCC is below the reset threshold, /MR is low, or the watchdog timer overflows. Once the fault clears, RESET stays high for at least 140 ms (200 ms typ.) before returning low. VOH=VCC-1V min at ISOURCE=1 mA; guaranteed valid down to VCC=1.1V (VOH=1.0V at ISOURCE=8 µA)."+        "description": "Active-high reset output. Driven high whenever VCC is below the reset threshold, /MR is low, or the watchdog timer overflows. Once the fault clears, RESET stays high for at least 140 ms (200 ms typ.) before returning low. VOH=VCC-1V min at ISOURCE=1 mA; guaranteed valid down to VCC=1.1V (VOH=1.0V at ISOURCE=8 \u00b5A)."       },       {         "number": "6",         "name": "WDI",         "type": "input",-        "description": "Watchdog input. Must toggle (high-to-low or low-to-high) within the watchdog timeout (0.95 s min, 1.6 s typ., 2.25 s max) or the watchdog overflows and asserts reset on both outputs. Minimum WDI pulse width 50 ns; input leakage ±50 nA; thresholds 0.25*VCC (low) / 0.75*VCC (high). Watchdog is held cleared while VCC is below threshold or /MR is low."+        "description": "Watchdog input. Must toggle (high-to-low or low-to-high) within the watchdog timeout (0.95 s min, 1.6 s typ., 2.25 s max) or the watchdog overflows and asserts reset on both outputs. Minimum WDI pulse width 50 ns; input leakage \u00b150 nA; thresholds 0.25*VCC (low) / 0.75*VCC (high). Watchdog is held cleared while VCC is below threshold or /MR is low."       }     ],     "provenance": {