← Commit history

Set visibility: public

Ray ·8a58c556d4 · ·parent 499fb82
1 file changed +9−6
page.json+9−6
@@ -32,7 +32,7 @@         "number": "1",         "name": "/MR",         "type": "input",-        "description": "Manual reset input, active-low. Pulling this pin low triggers a reset pulse on both RESET outputs. Internally pulled up to VCC via 50 k\u03a9 (38-62 k\u03a9), so it may be left floating when unused. Can be driven by CMOS, open-drain, or open-collector; a contact switch to GND is sufficient (no external debounce needed). /MR pulse width min 1 \u00b5s; /MR-to-reset delay max 500 ns."+        "description": "Manual reset input, active-low. Pulling this pin low triggers a reset pulse on both RESET outputs. Internally pulled up to VCC via 50 kΩ (38-62 kΩ), so it may be left floating when unused. Can be driven by CMOS, open-drain, or open-collector; a contact switch to GND is sufficient (no external debounce needed). /MR pulse width min 1 µs; /MR-to-reset delay max 500 ns."       },       {         "number": "2",@@ -44,25 +44,25 @@         "number": "3",         "name": "/RESET",         "type": "output",-        "description": "Active-low reset output. Driven low whenever VCC is below the reset threshold (2.32V typ. for CN825Z), /MR is low, or the watchdog timer overflows. Once the fault clears, /RESET remains low for at least 140 ms (200 ms typ.) before releasing high. VOL=0.3V max at ISINK=3.2 mA; guaranteed valid down to VCC=1.1V (VOL=0.3V max at ISINK=150 \u00b5A)."+        "description": "Active-low reset output. Driven low whenever VCC is below the reset threshold (2.32V typ. for CN825Z), /MR is low, or the watchdog timer overflows. Once the fault clears, /RESET remains low for at least 140 ms (200 ms typ.) before releasing high. VOL=0.3V max at ISINK=3.2 mA; guaranteed valid down to VCC=1.1V (VOL=0.3V max at ISINK=150 µA)."       },       {         "number": "4",         "name": "VCC",         "type": "power_in",-        "description": "Positive supply input; also the monitored voltage. Operating range 1.1V to 6.5V (abs-max 6.5V). Continuously compared against the internal 2.32V reset threshold (CN825Z, \u00b11%). Supply current 2.7 \u00b5A typ. below threshold, 16 \u00b5A typ. above threshold."+        "description": "Positive supply input; also the monitored voltage. Operating range 1.1V to 6.5V (abs-max 6.5V). Continuously compared against the internal 2.32V reset threshold (CN825Z, ±1%). Supply current 2.7 µA typ. below threshold, 16 µA typ. above threshold."       },       {         "number": "5",         "name": "RESET",         "type": "output",-        "description": "Active-high reset output. Driven high whenever VCC is below the reset threshold, /MR is low, or the watchdog timer overflows. Once the fault clears, RESET stays high for at least 140 ms (200 ms typ.) before returning low. VOH=VCC-1V min at ISOURCE=1 mA; guaranteed valid down to VCC=1.1V (VOH=1.0V at ISOURCE=8 \u00b5A)."+        "description": "Active-high reset output. Driven high whenever VCC is below the reset threshold, /MR is low, or the watchdog timer overflows. Once the fault clears, RESET stays high for at least 140 ms (200 ms typ.) before returning low. VOH=VCC-1V min at ISOURCE=1 mA; guaranteed valid down to VCC=1.1V (VOH=1.0V at ISOURCE=8 µA)."       },       {         "number": "6",         "name": "WDI",         "type": "input",-        "description": "Watchdog input. Must toggle (high-to-low or low-to-high) within the watchdog timeout (0.95 s min, 1.6 s typ., 2.25 s max) or the watchdog overflows and asserts reset on both outputs. Minimum WDI pulse width 50 ns; input leakage \u00b150 nA; thresholds 0.25*VCC (low) / 0.75*VCC (high). Watchdog is held cleared while VCC is below threshold or /MR is low."+        "description": "Watchdog input. Must toggle (high-to-low or low-to-high) within the watchdog timeout (0.95 s min, 1.6 s typ., 2.25 s max) or the watchdog overflows and asserts reset on both outputs. Minimum WDI pulse width 50 ns; input leakage ±50 nA; thresholds 0.25*VCC (low) / 0.75*VCC (high). Watchdog is held cleared while VCC is below threshold or /MR is low."       }     ],     "provenance": {@@ -126,5 +126,8 @@     "docs/cn825z-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file