component
CLR6219SQA
Public Made by Adomby adom
ChipLink Tech AC-DC Controllers & Regulators, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+6−3@@ -50,13 +50,13 @@ "number": "4", "name": "VDD", "type": "power_in",- "description": "Chip supply pin. Recommended operating range 7-9 V; UVLO release ~3.85 V, UVLO fall ~3.6 V. Bypass with a 0.1 \u00b5F ceramic capacitor to GND. Typical operating current 56 \u00b5A at VDD = 6 V."+ "description": "Chip supply pin. Recommended operating range 7-9 V; UVLO release ~3.85 V, UVLO fall ~3.6 V. Bypass with a 0.1 µF ceramic capacitor to GND. Typical operating current 56 µA at VDD = 6 V." }, { "number": "5", "name": "SW", "type": "power_out",- "description": "Drain of the internal N-channel power MOSFET (BVdss = 40 V, Rds(on) = 19 m\u03a9 typ at VGS = 4.5 V, IDS = 20 A). Also the VSW sense node used to trigger MOS on at VSW < -300 mV and off at VSW > -5 mV. Connect to the transformer secondary winding."+ "description": "Drain of the internal N-channel power MOSFET (BVdss = 40 V, Rds(on) = 19 mΩ typ at VGS = 4.5 V, IDS = 20 A). Also the VSW sense node used to trigger MOS on at VSW < -300 mV and off at VSW > -5 mV. Connect to the transformer secondary winding." }, { "number": "6",@@ -152,5 +152,8 @@ "docs/clr6219sqa-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ]+ ],+ "visibility": {+ "public": true+ } }