component
CDCM9102RHBR
Public Made by Adomby adom
Texas Instruments Clock Generators / Frequency Synthesizers / PLL, VQFN-32-EP(5x5). Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+276−8@@ -1,13 +1,286 @@ {+ "schema_version": 1,+ "type": "component", "slug": "cdcm9102rhbr",+ "title": "CDCM9102RHBR",+ "brief": "Texas Instruments Clock Generators / Frequency Synthesizers / PLL, VQFN-32-EP(5x5). Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "Texas Instruments Clock Generators / Frequency Synthesizers / PLL, VQFN-32-EP(5x5). Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "rtc", "cdcm9102rhbr" ],+ "component": {+ "mpn": "CDCM9102RHBR",+ "manufacturer": "Texas Instruments",+ "package": "VQFN-32-EP(5x5)",+ "pin_count": 33,+ "category": "RTC",+ "subcategory": "Clock Generators / Frequency Synthesizers / PLL",+ "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2302221801_Texas-Instruments-CDCM9102RHBR_C882839.pdf",+ "parts": {+ "symbol": "cdcm9102rhbr.kicad_sym",+ "footprint": "cdcm9102rhbr.kicad_mod",+ "model_3d": "cdcm9102rhbr.glb",+ "model_3d_step": "cdcm9102rhbr.step",+ "lbr": "cdcm9102rhbr.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "VDD2",+ "type": "power_in",+ "description": "Power supply for the OUT1 clock output port. Nominal 3.3 V (3.0-3.6 V)."+ },+ {+ "number": "2",+ "name": "OUT1N",+ "type": "output",+ "description": "Output 1 negative terminal of the differential 100 MHz clock output. Format (LVPECL / LVDS / LVCMOS / HCSL) is selected via OS0/OS1."+ },+ {+ "number": "3",+ "name": "OUT1P",+ "type": "output",+ "description": "Output 1 positive terminal of the differential 100 MHz clock output. Format (LVPECL / LVDS / LVCMOS / HCSL) is selected via OS0/OS1."+ },+ {+ "number": "4",+ "name": "VDD1",+ "type": "power_in",+ "description": "Power supply for the OUT0 clock output port. Nominal 3.3 V (3.0-3.6 V)."+ },+ {+ "number": "5",+ "name": "OUT0N",+ "type": "output",+ "description": "Output 0 negative terminal of the differential 100 MHz clock output. Format (LVPECL / LVDS / LVCMOS / HCSL) is selected via OS0/OS1."+ },+ {+ "number": "6",+ "name": "OUT0P",+ "type": "output",+ "description": "Output 0 positive terminal of the differential 100 MHz clock output. Format (LVPECL / LVDS / LVCMOS / HCSL) is selected via OS0/OS1."+ },+ {+ "number": "7",+ "name": "OE",+ "type": "input",+ "description": "Output enable / shutdown control input. See Table 2 for polarity and behavior. (Datasheet type column shows 'O' but description labels it an input.)"+ },+ {+ "number": "8",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "9",+ "name": "VDD3",+ "type": "power_in",+ "description": "Power supply for the low-noise clock generator. Nominal 3.3 V (3.0-3.6 V)."+ },+ {+ "number": "10",+ "name": "OS1",+ "type": "input",+ "description": "Output format select control input (see Table 3). Combined with OS0 selects LVPECL / LVDS / LVCMOS / HCSL output format."+ },+ {+ "number": "11",+ "name": "OS0",+ "type": "input",+ "description": "Output format select control input (see Table 3). Combined with OS1 selects LVPECL / LVDS / LVCMOS / HCSL output format."+ },+ {+ "number": "12",+ "name": "RESET",+ "type": "input",+ "description": "Device reset input, active-low (see Table 4). A capacitor from this pin to GND is recommended for proper startup timing."+ },+ {+ "number": "13",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "14",+ "name": "GND",+ "type": "power_in",+ "description": "Power supply ground and thermal relief."+ },+ {+ "number": "15",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "16",+ "name": "VDD4",+ "type": "power_in",+ "description": "Power supply for the low-noise clock generator. Nominal 3.3 V (3.0-3.6 V)."+ },+ {+ "number": "17",+ "name": "REGCAP2",+ "type": "passive",+ "description": "Capacitor for the internal regulator. Connect a 10 \u00b5F Y5V capacitor to GND."+ },+ {+ "number": "18",+ "name": "VDD5",+ "type": "power_in",+ "description": "Power supply for the low-noise clock generator. Nominal 3.3 V (3.0-3.6 V)."+ },+ {+ "number": "19",+ "name": "REGCAP1",+ "type": "passive",+ "description": "Capacitor for the internal regulator. Connect a 10 \u00b5F Y5V capacitor to GND."+ },+ {+ "number": "20",+ "name": "VDD6",+ "type": "power_in",+ "description": "Power supply for the crystal oscillator input stage. Nominal 3.3 V (3.0-3.6 V)."+ },+ {+ "number": "21",+ "name": "XIN",+ "type": "input",+ "description": "Parallel-resonant crystal input, 25 MHz. Connect an external 25 MHz crystal between XIN and GND."+ },+ {+ "number": "22",+ "name": "GND",+ "type": "power_in",+ "description": "Power supply ground and thermal relief."+ },+ {+ "number": "23",+ "name": "OSCOUT",+ "type": "output",+ "description": "Buffered crystal oscillator output port (25 MHz)."+ },+ {+ "number": "24",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "25",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "26",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "27",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "28",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "29",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "30",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "31",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "32",+ "name": "NC",+ "type": "unconnected",+ "description": "No connection permitted. Leave floating."+ },+ {+ "number": "33",+ "name": "GND",+ "type": "power_in",+ "description": "Thermal pad on the package underside. Must be soldered to the board GND plane for both electrical ground and thermal relief."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2302221801_Texas-Instruments-CDCM9102RHBR_C882839.pdf",+ "pages": 30,+ "sha256": "8dc946a83e7c594b",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 33,+ "described": 33,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "Texas Instruments",+ "Package": "VQFN-32-EP(5x5)",+ "Category": "RTC",+ "Pins": "33"+ }+ },+ "variants": [+ {+ "mpn": "CDCM9102RHBR",+ "kind": "packaging"+ },+ {+ "mpn": "CDCM9102RHBRRHBT",+ "kind": "packaging"+ }+ ],+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "cdcm9102rhbr"+ ],+ "discovery_pitch": "CDCM9102RHBR (Texas Instruments) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +298,5 @@ "docs/cdcm9102rhbr-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }