component
CD74HC240M96
Public Made by Adomby adom
Texas Instruments Buffers, Drivers, Receivers, Transceivers, SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+57@@ -0,0 +1,57 @@+# CD74HC240M96++**Texas Instruments** · Buffers, Drivers, Receivers, Transceivers · SOIC-20-300mil++CD74HC240M96 from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | 1OE | input | Active-low output enable for bank 1; when LOW, outputs 1Y0-1Y3 are enabled (inverting); when HIGH, all bank-1 outputs are high-impedance. |+| 2 | 1A0 | input | Data input A0, bank 1; drives inverting tri-state output 1Y0 when 1OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V. |+| 3 | 2Y3 | tri_state | Inverting tri-state output Y3, bank 2; enabled when 2OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V. |+| 4 | 1A1 | input | Data input A1, bank 1; drives inverting tri-state output 1Y1 when 1OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V. |+| 5 | 2Y2 | tri_state | Inverting tri-state output Y2, bank 2; enabled when 2OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V. |+| 6 | 1A2 | input | Data input A2, bank 1; drives inverting tri-state output 1Y2 when 1OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V. |+| 7 | 2Y1 | tri_state | Inverting tri-state output Y1, bank 2; enabled when 2OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V. |+| 8 | 1A3 | input | Data input A3, bank 1; drives inverting tri-state output 1Y3 when 1OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V. |+| 9 | 2Y0 | tri_state | Inverting tri-state output Y0, bank 2; enabled when 2OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V. |+| 10 | GND | power_in | Ground reference; continuous current through GND pin must not exceed ±70 mA absolute maximum. |+| 11 | 2A0 | input | Data input A0, bank 2; drives inverting tri-state output 2Y0 when 2OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V. |+| 12 | 1Y3 | tri_state | Inverting tri-state output Y3, bank 1; enabled when 1OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V. |+| 13 | 2A1 | input | Data input A1, bank 2; drives inverting tri-state output 2Y1 when 2OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V. |+| 14 | 1Y2 | tri_state | Inverting tri-state output Y2, bank 1; enabled when 1OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V. |+| 15 | 2A2 | input | Data input A2, bank 2; drives inverting tri-state output 2Y2 when 2OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V. |+| 16 | 1Y1 | tri_state | Inverting tri-state output Y1, bank 1; enabled when 1OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V. |+| 17 | 2A3 | input | Data input A3, bank 2; drives inverting tri-state output 2Y3 when 2OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V. |+| 18 | 1Y0 | tri_state | Inverting tri-state output Y0, bank 1; enabled when 1OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V. |+| 19 | 2OE | input | Active-low output enable for bank 2; when LOW, outputs 2Y0-2Y3 are enabled (inverting); when HIGH, all bank-2 outputs are high-impedance. |+| 20 | VCC | power_in | Positive supply; HC types 2 V to 6 V, HCT types 4.5 V to 5.5 V; decouple with 0.1 μF ceramic capacitor as close to pin as possible. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-20-300mil |+| Category | Logic |+| Pins | 20 |++## CAD (KiCad official)++- Symbol: `CD74HC240M96`+- Footprint: `Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm`+- 3D model: SOIC-20-300mil (KiCad packages3D, STEP)+- 3D model files: `cd74hc240m96-etched.step` / `cd74hc240m96-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `cd74hc240m96.step` / `cd74hc240m96.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/cd74hct244) (32 pp, sha256 `cf7e141111c1576a`, retrieved 2026-09-27, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-sonnet-4-6` (text+vision), consensus `claude-opus-4-7` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/cd74hc240m96-datasheet.pdf)
page.jsonadded+230@@ -0,0 +1,230 @@+{+ "slug": "cd74hc240m96",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Buffers, Drivers, Receivers, Transceivers, SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "logic",+ "cd74hc240m96",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "cd74hc240m96.kicad_sym",+ "cd74hc240m96.kicad_mod",+ "cd74hc240m96.glb",+ "cd74hc240m96.step",+ "cd74hc240m96.lbr",+ "docs/hero.png",+ "docs/cd74hc240m96-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "component": {+ "mpn": "CD74HC240M96",+ "manufacturer": "Texas Instruments",+ "package": "SOIC-20-300mil",+ "pin_count": 20,+ "category": "Logic",+ "subcategory": "Buffers, Drivers, Receivers, Transceivers",+ "datasheet": "https://www.ti.com/cn/lit/gpn/cd74hct244",+ "parts": {+ "symbol": "cd74hc240m96.kicad_sym",+ "footprint": "cd74hc240m96.kicad_mod",+ "model_3d": "cd74hc240m96-etched.glb",+ "model_3d_plain": "cd74hc240m96.glb",+ "model_3d_step": "cd74hc240m96-etched.step",+ "model_3d_step_plain": "cd74hc240m96.step",+ "lbr": "cd74hc240m96.lbr"+ },+ "distributor_links": {+ "lcsc": "C2675583",+ "digikey": "296-31576-2-ND",+ "mouser": "595-CD74HC240M96"+ },+ "distributor_check": {+ "checked_at": "2026-09-27T06:07:50Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-31576-2-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-CD74HC240M96",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "1OE",+ "type": "input",+ "description": "Active-low output enable for bank 1; when LOW, outputs 1Y0-1Y3 are enabled (inverting); when HIGH, all bank-1 outputs are high-impedance."+ },+ {+ "number": "2",+ "name": "1A0",+ "type": "input",+ "description": "Data input A0, bank 1; drives inverting tri-state output 1Y0 when 1OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V."+ },+ {+ "number": "3",+ "name": "2Y3",+ "type": "tri_state",+ "description": "Inverting tri-state output Y3, bank 2; enabled when 2OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V."+ },+ {+ "number": "4",+ "name": "1A1",+ "type": "input",+ "description": "Data input A1, bank 1; drives inverting tri-state output 1Y1 when 1OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V."+ },+ {+ "number": "5",+ "name": "2Y2",+ "type": "tri_state",+ "description": "Inverting tri-state output Y2, bank 2; enabled when 2OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V."+ },+ {+ "number": "6",+ "name": "1A2",+ "type": "input",+ "description": "Data input A2, bank 1; drives inverting tri-state output 1Y2 when 1OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V."+ },+ {+ "number": "7",+ "name": "2Y1",+ "type": "tri_state",+ "description": "Inverting tri-state output Y1, bank 2; enabled when 2OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V."+ },+ {+ "number": "8",+ "name": "1A3",+ "type": "input",+ "description": "Data input A3, bank 1; drives inverting tri-state output 1Y3 when 1OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V."+ },+ {+ "number": "9",+ "name": "2Y0",+ "type": "tri_state",+ "description": "Inverting tri-state output Y0, bank 2; enabled when 2OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V."+ },+ {+ "number": "10",+ "name": "GND",+ "type": "power_in",+ "description": "Ground reference; continuous current through GND pin must not exceed ±70 mA absolute maximum."+ },+ {+ "number": "11",+ "name": "2A0",+ "type": "input",+ "description": "Data input A0, bank 2; drives inverting tri-state output 2Y0 when 2OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V."+ },+ {+ "number": "12",+ "name": "1Y3",+ "type": "tri_state",+ "description": "Inverting tri-state output Y3, bank 1; enabled when 1OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V."+ },+ {+ "number": "13",+ "name": "2A1",+ "type": "input",+ "description": "Data input A1, bank 2; drives inverting tri-state output 2Y1 when 2OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V."+ },+ {+ "number": "14",+ "name": "1Y2",+ "type": "tri_state",+ "description": "Inverting tri-state output Y2, bank 1; enabled when 1OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V."+ },+ {+ "number": "15",+ "name": "2A2",+ "type": "input",+ "description": "Data input A2, bank 2; drives inverting tri-state output 2Y2 when 2OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V."+ },+ {+ "number": "16",+ "name": "1Y1",+ "type": "tri_state",+ "description": "Inverting tri-state output Y1, bank 1; enabled when 1OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V."+ },+ {+ "number": "17",+ "name": "2A3",+ "type": "input",+ "description": "Data input A3, bank 2; drives inverting tri-state output 2Y3 when 2OE is asserted LOW; VIH min 3.15 V at VCC = 4.5 V."+ },+ {+ "number": "18",+ "name": "1Y0",+ "type": "tri_state",+ "description": "Inverting tri-state output Y0, bank 1; enabled when 1OE is LOW; IOH = −6 mA min, VOH = 3.98 V min at VCC = 4.5 V."+ },+ {+ "number": "19",+ "name": "2OE",+ "type": "input",+ "description": "Active-low output enable for bank 2; when LOW, outputs 2Y0-2Y3 are enabled (inverting); when HIGH, all bank-2 outputs are high-impedance."+ },+ {+ "number": "20",+ "name": "VCC",+ "type": "power_in",+ "description": "Positive supply; HC types 2 V to 6 V, HCT types 4.5 V to 5.5 V; decouple with 0.1 μF ceramic capacitor as close to pin as possible."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.2",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.2",+ "primary_model": "claude-sonnet-4-6",+ "primary_mode": "text+vision",+ "consensus_model": "claude-opus-4-7",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "vision extraction: provenance cannot be text-verified; needs consensus"+ ],+ "pages_sent": 32,+ "cost_usd": 0.8939,+ "at": "2026-09-27T06:07:31"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/cd74hct244",+ "pages": 32,+ "sha256": "cf7e141111c1576a",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 20,+ "described": 20,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}