← Commit history

cd4093bpwr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)

Ray ·543d8b0aff ·1mo ago ·parent 2df42c9
2 files changed +94−14
package.json+52−12
@@ -53,13 +53,13 @@         "number": "1",         "name": "A",         "type": "input",-        "description": "Schmitt-trigger input A of NAND gate 1 (J = NAND(A,B)); protected by internal CMOS diode network, max input current 1 \u00b5A at 18 V over temperature."+        "description": "Schmitt-trigger input A of NAND gate 1 (J = NAND(A,B)); protected by internal CMOS diode network, max input current 1 µA at 18 V over temperature."       },       {         "number": "2",         "name": "B",         "type": "input",-        "description": "Schmitt-trigger input B of NAND gate 1 (J = NAND(A,B)); protected by internal CMOS diode network, max input current 1 \u00b5A at 18 V over temperature."+        "description": "Schmitt-trigger input B of NAND gate 1 (J = NAND(A,B)); protected by internal CMOS diode network, max input current 1 µA at 18 V over temperature."       },       {         "number": "3",@@ -77,31 +77,31 @@         "number": "5",         "name": "C",         "type": "input",-        "description": "Schmitt-trigger input C of NAND gate 2 (K = NAND(C,D)); protected by internal CMOS diode network, max input current 1 \u00b5A at 18 V over temperature."+        "description": "Schmitt-trigger input C of NAND gate 2 (K = NAND(C,D)); protected by internal CMOS diode network, max input current 1 µA at 18 V over temperature."       },       {         "number": "6",         "name": "D",         "type": "input",-        "description": "Schmitt-trigger input D of NAND gate 2 (K = NAND(C,D)); protected by internal CMOS diode network, max input current 1 \u00b5A at 18 V over temperature."+        "description": "Schmitt-trigger input D of NAND gate 2 (K = NAND(C,D)); protected by internal CMOS diode network, max input current 1 µA at 18 V over temperature."       },       {         "number": "7",         "name": "VSS",         "type": "power_in",-        "description": "Negative supply / ground reference terminal; all other voltages, including VDD (\u22120.5 V to +20 V), are referenced to this pin."+        "description": "Negative supply / ground reference terminal; all other voltages, including VDD (−0.5 V to +20 V), are referenced to this pin."       },       {         "number": "8",         "name": "E",         "type": "input",-        "description": "Schmitt-trigger input E of NAND gate 3 (L = NAND(E,F)); protected by internal CMOS diode network, max input current 1 \u00b5A at 18 V over temperature."+        "description": "Schmitt-trigger input E of NAND gate 3 (L = NAND(E,F)); protected by internal CMOS diode network, max input current 1 µA at 18 V over temperature."       },       {         "number": "9",         "name": "F",         "type": "input",-        "description": "Schmitt-trigger input F of NAND gate 3 (L = NAND(E,F)); protected by internal CMOS diode network, max input current 1 \u00b5A at 18 V over temperature."+        "description": "Schmitt-trigger input F of NAND gate 3 (L = NAND(E,F)); protected by internal CMOS diode network, max input current 1 µA at 18 V over temperature."       },       {         "number": "10",@@ -119,19 +119,19 @@         "number": "12",         "name": "G",         "type": "input",-        "description": "Schmitt-trigger input G of NAND gate 4 (M = NAND(G,H)); protected by internal CMOS diode network, max input current 1 \u00b5A at 18 V over temperature."+        "description": "Schmitt-trigger input G of NAND gate 4 (M = NAND(G,H)); protected by internal CMOS diode network, max input current 1 µA at 18 V over temperature."       },       {         "number": "13",         "name": "H",         "type": "input",-        "description": "Schmitt-trigger input H of NAND gate 4 (M = NAND(G,H)); protected by internal CMOS diode network, max input current 1 \u00b5A at 18 V over temperature."+        "description": "Schmitt-trigger input H of NAND gate 4 (M = NAND(G,H)); protected by internal CMOS diode network, max input current 1 µA at 18 V over temperature."       },       {         "number": "14",         "name": "VDD",         "type": "power_in",-        "description": "Positive supply pin; DC supply-voltage range \u22120.5 V to +20 V referenced to VSS, recommended operating supply range 3 V to 18 V."+        "description": "Positive supply pin; DC supply-voltage range −0.5 V to +20 V referenced to VSS, recommended operating supply range 3 V to 18 V."       }     ],     "provenance": {@@ -168,6 +168,46 @@     "viewers": {       "symbol": "viewers/symbol.html",       "footprint": "viewers/footprint.html"-    }+    },+    "models_3d": [+      {+        "file": "cd4093bpwr.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6.4,+          5.0,+          1.0+        ],+        "zmin_mm": -0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "3ee5786aae56190997aa793ba3cfc003fd616782770e29719b4562f012982245",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "cd4093bpwr-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6.4,+          5.0,+          1.0+        ],+        "zmin_mm": -0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "d39d5555866d790bb49c54bab69273c6ef2c249ae0a60799faf43ac91dfe26ee",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]   }-}\ No newline at end of file+}
page.json+42−2
@@ -153,7 +153,47 @@     "viewers": {       "symbol": "viewers/symbol.html",       "footprint": "viewers/footprint.html"-    }+    },+    "models_3d": [+      {+        "file": "cd4093bpwr.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6.4,+          5.0,+          1.0+        ],+        "zmin_mm": -0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "3ee5786aae56190997aa793ba3cfc003fd616782770e29719b4562f012982245",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "cd4093bpwr-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6.4,+          5.0,+          1.0+        ],+        "zmin_mm": -0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "d39d5555866d790bb49c54bab69273c6ef2c249ae0a60799faf43ac91dfe26ee",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]   },   "metadata": {     "specs": {@@ -201,4 +241,4 @@     "public": true   },   "updated_at": "2026-09-24T18:49:28.381Z"-}\ No newline at end of file+}