CD4093BDRG

@@ -0,0 +1,56 @@+# CD4093BDRG++**HANSCHIP semiconductor** · Gates · SOP-14++CD4093BDRG from HANSCHIP semiconductor, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | 1A | input | NAND gate 1 input A. Schmitt-trigger input; logic-high threshold typ 2.9 V at VDD=5 V, 5.9 V at VDD=10 V, 8.8 V at VDD=15 V. |+| 2 | 1B | input | NAND gate 1 input B. Schmitt-trigger input; threshold differs slightly from the A input of the same gate. |+| 3 | 1Y | output | NAND gate 1 output. Y = NOT(A AND B). CMOS push-pull output, IOH/IOL ≈ 1 mA @ VDD=5 V, 6.8 mA @ VDD=15 V. |+| 4 | 2Y | output | NAND gate 2 output. Y = NOT(A AND B). CMOS push-pull output. |+| 5 | 2A | input | NAND gate 2 input A. Schmitt-trigger input. |+| 6 | 2B | input | NAND gate 2 input B. Schmitt-trigger input. |+| 7 | VSS | power_in | Negative supply / ground reference (0 V). |+| 8 | 3A | input | NAND gate 3 input A. Schmitt-trigger input. |+| 9 | 3B | input | NAND gate 3 input B. Schmitt-trigger input. |+| 10 | 3Y | output | NAND gate 3 output. Y = NOT(A AND B). CMOS push-pull output. |+| 11 | 4Y | output | NAND gate 4 output. Y = NOT(A AND B). CMOS push-pull output. |+| 12 | 4A | input | NAND gate 4 input A. Schmitt-trigger input. |+| 13 | 4B | input | NAND gate 4 input B. Schmitt-trigger input. |+| 14 | VDD | power_in | Positive supply. Recommended 3 V to 15 V; absolute max 18 V. Quiescent IDD typ 0.02 µA. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | HANSCHIP semiconductor |+| Package | SOP-14 |+| Category | Logic |+| Pins | 14 |++## Ordering variants++- `CD4093BDRG`+- `CD4093BDRGPG`+- `CD4093BDRGPWRG`++## CAD (KiCad official)++- Symbol: `CD4093BDRG`+- Footprint: `Package_SO:SOIC-14_3.9x8.7mm_P1.27mm`+- 3D model: SOP-14 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [HANSCHIP semiconductor datasheet](docs/cd4093bdrg-datasheet.pdf) (10 pp, sha256 `d7a40f9772ab7645`, retrieved 2026-08-17, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/cd4093bdrg-datasheet.pdf)

@@ -0,0 +1,34 @@+{+  "slug": "cd4093bdrg",+  "version": "0.1.0",+  "type": "component",+  "description": "HANSCHIP semiconductor Gates, SOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "logic",+    "cd4093bdrg"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "cd4093bdrg.kicad_sym",+    "cd4093bdrg.kicad_mod",+    "cd4093bdrg.glb",+    "cd4093bdrg.step",+    "cd4093bdrg.lbr",+    "docs/hero.png",+    "docs/cd4093bdrg-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file