component
CD4069UBM
Public Made by Adomby adom
HGSEMI Inverters, SOIC-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
cd4069ubm: factory component page (tier=lcsc)
3 files changed
+43−40
README.md+19−19@@ -8,20 +8,20 @@ CD4069UBM from HGSEMI, in a SOIC-14. Pinout and pin descriptions extracted from | Pin | Name | Type | Function | |---|---|---|---|-| 1 | A1 | input | Inverter 1 data input. CMOS logic input; VIH ≥ 4.0 V @ VDD=5 V, VIL ≤ 1.0 V @ VDD=5 V. |-| 2 | Y1 | output | Inverter 1 data output (Y1 = /A1). CMOS push-pull output; IOH ≈ -1.4 mA @ VDD=5 V, IOL ≈ 0.45 mA @ VDD=5 V. |-| 3 | A2 | input | Inverter 2 data input. CMOS logic input. |-| 4 | Y2 | output | Inverter 2 data output (Y2 = /A2). CMOS push-pull output. |-| 5 | A3 | input | Inverter 3 data input. CMOS logic input. |-| 6 | Y3 | output | Inverter 3 data output (Y3 = /A3). CMOS push-pull output. |-| 7 | VSS | power_in | Ground / negative supply (0 V). |-| 8 | Y4 | output | Inverter 4 data output (Y4 = /A4). CMOS push-pull output. |-| 9 | A4 | input | Inverter 4 data input. CMOS logic input. |-| 10 | Y5 | output | Inverter 5 data output (Y5 = /A5). CMOS push-pull output. |-| 11 | A5 | input | Inverter 5 data input. CMOS logic input. |-| 12 | Y6 | output | Inverter 6 data output (Y6 = /A6). CMOS push-pull output. |-| 13 | A6 | input | Inverter 6 data input. CMOS logic input. |-| 14 | VDD | power_in | Positive supply voltage; recommended operating range 3.0 V to 15.0 V (absolute max 18 V). |+| 1 | A1 | input | Inverter 1 data input. CMOS logic input; Y1 = NOT(A1). |+| 2 | Y1 | output | Inverter 1 data output. CMOS push-pull output; drives typical IOH=-1.4mA @ VDD=5V, Vo=4.5V; IOL=3.3mA @ VDD=5V, Vo=0.4V. |+| 3 | A2 | input | Inverter 2 data input. CMOS logic input; Y2 = NOT(A2). |+| 4 | Y2 | output | Inverter 2 data output. CMOS push-pull output. |+| 5 | A3 | input | Inverter 3 data input. CMOS logic input; Y3 = NOT(A3). |+| 6 | Y3 | output | Inverter 3 data output. CMOS push-pull output. |+| 7 | VSS | power_in | Ground reference (0V). Negative supply rail for all six inverters. |+| 8 | Y4 | output | Inverter 4 data output. CMOS push-pull output. |+| 9 | A4 | input | Inverter 4 data input. CMOS logic input; Y4 = NOT(A4). |+| 10 | Y5 | output | Inverter 5 data output. CMOS push-pull output. |+| 11 | A5 | input | Inverter 5 data input. CMOS logic input; Y5 = NOT(A5). |+| 12 | Y6 | output | Inverter 6 data output. CMOS push-pull output. |+| 13 | A6 | input | Inverter 6 data input. CMOS logic input; Y6 = NOT(A6). |+| 14 | VDD | power_in | Positive supply voltage. Recommended operating range 3.0V to 15.0V; absolute max 18V. Powers all six inverter stages. | ## Key specifications @@ -34,11 +34,11 @@ CD4069UBM from HGSEMI, in a SOIC-14. Pinout and pin descriptions extracted from ## Ordering variants -- `CD4069UBMM/TR`-- `CD4069UBME`-- `CD4069UBMN`-- `CD4069UBMMT/TR`-- `CD4069UBMLQ/TR`+- `CD4069UBM/TR`+- `CD4069UBMCD4069UBE`+- `CD4069UBMCD4069UBN`+- `CD4069UBMT/TR`+- `CD4069UBMCD4069UBLQ/TR` ## CAD (KiCad official)
cd4069ubm.lbr+9−3@@ -50,7 +50,7 @@ <layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/> </layers> <library>-<description></description>+<description>HGSEMI Inverters, SOIC-14</description> <packages> <package name="SOIC-14_3.9x8.7mm_P1.27mm"> <description>SOIC-14, 3.9 x 8.7 mm, 1.27 mm pitch</description>@@ -92,6 +92,7 @@ </packages> <symbols> <symbol name="CD4069UBM">+ <description>HGSEMI Inverters, SOIC-14</description> <wire x1="-12.7" y1="10.16" x2="12.7" y2="10.16" width="0.254" layer="94"/> <wire x1="12.7" y1="10.16" x2="12.7" y2="-10.16" width="0.254" layer="94"/> <wire x1="12.7" y1="-10.16" x2="-12.7" y2="-10.16" width="0.254" layer="94"/>@@ -116,7 +117,7 @@ </symbols> <devicesets> <deviceset name="CD4069UBM" prefix="U">- <description></description>+ <description>HGSEMI Inverters, SOIC-14</description> <gates> <gate name="G$1" symbol="CD4069UBM" x="0" y="0"/> </gates>@@ -138,7 +139,12 @@ <connect gate="G$1" pin="A4" pad="9"/> <connect gate="G$1" pin="Y4" pad="8"/> </connects>- <technologies><technology name=""/></technologies>+ <technologies>+ <technology name="">+ <attribute name="MPN" value="CD4069UBM" constant="no"/>+ <attribute name="MANUFACTURER" value="HGSEMI" constant="no"/>+ </technology>+ </technologies> </device> </devices> </deviceset>
page.json+15−18@@ -32,85 +32,85 @@ "number": "1", "name": "A1", "type": "input",- "description": "Inverter 1 data input. CMOS logic input; VIH ≥ 4.0 V @ VDD=5 V, VIL ≤ 1.0 V @ VDD=5 V."+ "description": "Inverter 1 data input. CMOS logic input; Y1 = NOT(A1)." }, { "number": "2", "name": "Y1", "type": "output",- "description": "Inverter 1 data output (Y1 = /A1). CMOS push-pull output; IOH ≈ -1.4 mA @ VDD=5 V, IOL ≈ 0.45 mA @ VDD=5 V."+ "description": "Inverter 1 data output. CMOS push-pull output; drives typical IOH=-1.4mA @ VDD=5V, Vo=4.5V; IOL=3.3mA @ VDD=5V, Vo=0.4V." }, { "number": "3", "name": "A2", "type": "input",- "description": "Inverter 2 data input. CMOS logic input."+ "description": "Inverter 2 data input. CMOS logic input; Y2 = NOT(A2)." }, { "number": "4", "name": "Y2", "type": "output",- "description": "Inverter 2 data output (Y2 = /A2). CMOS push-pull output."+ "description": "Inverter 2 data output. CMOS push-pull output." }, { "number": "5", "name": "A3", "type": "input",- "description": "Inverter 3 data input. CMOS logic input."+ "description": "Inverter 3 data input. CMOS logic input; Y3 = NOT(A3)." }, { "number": "6", "name": "Y3", "type": "output",- "description": "Inverter 3 data output (Y3 = /A3). CMOS push-pull output."+ "description": "Inverter 3 data output. CMOS push-pull output." }, { "number": "7", "name": "VSS", "type": "power_in",- "description": "Ground / negative supply (0 V)."+ "description": "Ground reference (0V). Negative supply rail for all six inverters." }, { "number": "8", "name": "Y4", "type": "output",- "description": "Inverter 4 data output (Y4 = /A4). CMOS push-pull output."+ "description": "Inverter 4 data output. CMOS push-pull output." }, { "number": "9", "name": "A4", "type": "input",- "description": "Inverter 4 data input. CMOS logic input."+ "description": "Inverter 4 data input. CMOS logic input; Y4 = NOT(A4)." }, { "number": "10", "name": "Y5", "type": "output",- "description": "Inverter 5 data output (Y5 = /A5). CMOS push-pull output."+ "description": "Inverter 5 data output. CMOS push-pull output." }, { "number": "11", "name": "A5", "type": "input",- "description": "Inverter 5 data input. CMOS logic input."+ "description": "Inverter 5 data input. CMOS logic input; Y5 = NOT(A5)." }, { "number": "12", "name": "Y6", "type": "output",- "description": "Inverter 6 data output (Y6 = /A6). CMOS push-pull output."+ "description": "Inverter 6 data output. CMOS push-pull output." }, { "number": "13", "name": "A6", "type": "input",- "description": "Inverter 6 data input. CMOS logic input."+ "description": "Inverter 6 data input. CMOS logic input; Y6 = NOT(A6)." }, { "number": "14", "name": "VDD", "type": "power_in",- "description": "Positive supply voltage; recommended operating range 3.0 V to 15.0 V (absolute max 18 V)."+ "description": "Positive supply voltage. Recommended operating range 3.0V to 15.0V; absolute max 18V. Powers all six inverter stages." } ], "provenance": {@@ -174,8 +174,5 @@ "docs/cd4069ubm-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": {- "public": true- }+ ] }