← Commit history

cd4049ubdr: factory component page (tier=mfr)

Ray ·430825c7a7 · ·parent a9ee0f4
1 file changed +164−8
page.json+164−8
@@ -1,13 +1,174 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "cd4049ubdr",+  "title": "CD4049UBDR",+  "brief": "Texas Instruments Buffer/Driver/Transceiver, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "Texas Instruments Buffer/Driver/Transceiver, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "logic",     "cd4049ubdr"   ],+  "component": {+    "mpn": "CD4049UBDR",+    "manufacturer": "Texas Instruments",+    "package": "SOIC-16",+    "pin_count": 16,+    "category": "Logic",+    "subcategory": "Buffer/Driver/Transceiver",+    "datasheet": "https://www.ti.com/lit/ds/symlink/cd4049ub.pdf",+    "parts": {+      "symbol": "cd4049ubdr.kicad_sym",+      "footprint": "cd4049ubdr.kicad_mod",+      "model_3d": "cd4049ubdr.glb",+      "model_3d_step": "cd4049ubdr.step",+      "lbr": "cd4049ubdr.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "VCC",+        "type": "power_in",+        "description": "Positive supply voltage pin. Operates at 5V, 10V, or 15V per parametric ratings; absolute maximum VCC to VSS is 20V."+      },+      {+        "number": "2",+        "name": "G",+        "type": "output",+        "description": "Inverting buffer output 1. G = NOT(A). CMOS output capable of driving two TTL loads with VOL \u2264 0.4V at IOL \u2265 3.3mA."+      },+      {+        "number": "3",+        "name": "A",+        "type": "input",+        "description": "Logic input 1 to inverter A\u2192G. Input high-level (VIH) may exceed VCC for high-to-low level conversion. Maximum input current 1\u00b5A at 18V."+      },+      {+        "number": "4",+        "name": "H",+        "type": "output",+        "description": "Inverting buffer output 2. H = NOT(B). CMOS output capable of driving two TTL loads."+      },+      {+        "number": "5",+        "name": "B",+        "type": "input",+        "description": "Logic input 2 to inverter B\u2192H. Input high-level may exceed VCC for level shifting."+      },+      {+        "number": "6",+        "name": "I",+        "type": "output",+        "description": "Inverting buffer output 3. I = NOT(C). CMOS output capable of driving two TTL loads."+      },+      {+        "number": "7",+        "name": "C",+        "type": "input",+        "description": "Logic input 3 to inverter C\u2192I. Input high-level may exceed VCC for level shifting."+      },+      {+        "number": "8",+        "name": "VSS",+        "type": "power_in",+        "description": "Negative supply / ground reference for the device."+      },+      {+        "number": "9",+        "name": "D",+        "type": "input",+        "description": "Logic input 4 to inverter D\u2192J. Input high-level may exceed VCC for level shifting."+      },+      {+        "number": "10",+        "name": "J",+        "type": "output",+        "description": "Inverting buffer output 4. J = NOT(D). CMOS output capable of driving two TTL loads."+      },+      {+        "number": "11",+        "name": "E",+        "type": "input",+        "description": "Logic input 5 to inverter E\u2192K. Input high-level may exceed VCC for level shifting."+      },+      {+        "number": "12",+        "name": "K",+        "type": "output",+        "description": "Inverting buffer output 5. K = NOT(E). CMOS output capable of driving two TTL loads."+      },+      {+        "number": "13",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection. Leave floating or tie as needed."+      },+      {+        "number": "14",+        "name": "F",+        "type": "input",+        "description": "Logic input 6 to inverter F\u2192L. Input high-level may exceed VCC for level shifting."+      },+      {+        "number": "15",+        "name": "L",+        "type": "output",+        "description": "Inverting buffer output 6. L = NOT(F). CMOS output capable of driving two TTL loads."+      },+      {+        "number": "16",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection. Leave floating or tie as needed."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://www.ti.com/lit/ds/symlink/cd4049ub.pdf",+        "pages": 39,+        "sha256": "ee56c7e624d98e37",+        "source_tier": "mfr"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 16,+        "described": 16,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "Texas Instruments",+      "Package": "SOIC-16",+      "Category": "Logic",+      "Pins": "16"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "cd4049ubdr"+  ],+  "discovery_pitch": "CD4049UBDR (Texas Instruments) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +186,5 @@     "docs/cd4049ubdr-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file