component
CD4011BDRG
Public Made by Adomby adom
HANSCHIP semiconductor Gates, SOP-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+152−8@@ -1,13 +1,162 @@ {+ "schema_version": 1,+ "type": "component", "slug": "cd4011bdrg",+ "title": "CD4011BDRG",+ "brief": "HANSCHIP semiconductor Gates, SOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "HANSCHIP semiconductor Gates, SOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "logic", "cd4011bdrg" ],+ "component": {+ "mpn": "CD4011BDRG",+ "manufacturer": "HANSCHIP semiconductor",+ "package": "SOP-14",+ "pin_count": 14,+ "category": "Logic",+ "subcategory": "Gates",+ "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2312291742_HANSCHIP-semiconductor-CD4011BDRG_C19723781.pdf",+ "parts": {+ "symbol": "cd4011bdrg.kicad_sym",+ "footprint": "cd4011bdrg.kicad_mod",+ "model_3d": "cd4011bdrg.glb",+ "model_3d_step": "cd4011bdrg.step",+ "lbr": "cd4011bdrg.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "I1",+ "type": "input",+ "description": "Gate 1, input A. CMOS logic input, VIL max 1.5 V @ VDD=5 V; VIH min 3.5 V @ VDD=5 V. Input leakage \u00b10.3 \u00b5A max @ VDD=15 V."+ },+ {+ "number": "2",+ "name": "I2",+ "type": "input",+ "description": "Gate 1, input B. CMOS logic input paired with I1 for the first NAND gate producing O1."+ },+ {+ "number": "3",+ "name": "O1",+ "type": "output",+ "description": "Gate 1 buffered NAND output = NOT(I1 AND I2). VOH \u2265 4.95 V, VOL \u2264 0.05 V @ VDD=5 V, |IO| < 1 \u00b5A."+ },+ {+ "number": "4",+ "name": "O2",+ "type": "output",+ "description": "Gate 2 buffered NAND output = NOT(I3 AND I4). Same drive characteristics as O1."+ },+ {+ "number": "5",+ "name": "I3",+ "type": "input",+ "description": "Gate 2, input A. CMOS logic input for the second NAND gate producing O2."+ },+ {+ "number": "6",+ "name": "I4",+ "type": "input",+ "description": "Gate 2, input B. CMOS logic input paired with I3 for the second NAND gate."+ },+ {+ "number": "7",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground / negative supply. Reference (0 V) for VDD and all logic signals."+ },+ {+ "number": "8",+ "name": "I5",+ "type": "input",+ "description": "Gate 3, input A. CMOS logic input for the third NAND gate producing O3."+ },+ {+ "number": "9",+ "name": "I6",+ "type": "input",+ "description": "Gate 3, input B. CMOS logic input paired with I5 for the third NAND gate."+ },+ {+ "number": "10",+ "name": "O3",+ "type": "output",+ "description": "Gate 3 buffered NAND output = NOT(I5 AND I6). Same drive characteristics as O1."+ },+ {+ "number": "11",+ "name": "O4",+ "type": "output",+ "description": "Gate 4 buffered NAND output = NOT(I7 AND I8). Same drive characteristics as O1."+ },+ {+ "number": "12",+ "name": "I7",+ "type": "input",+ "description": "Gate 4, input A. CMOS logic input for the fourth NAND gate producing O4."+ },+ {+ "number": "13",+ "name": "I8",+ "type": "input",+ "description": "Gate 4, input B. CMOS logic input paired with I7 for the fourth NAND gate."+ },+ {+ "number": "14",+ "name": "VDD",+ "type": "power_in",+ "description": "Positive supply, -0.5 V to +18 V absolute max; recommended 3 V to 15 V. Typical IDD = 7.5 \u00b5A max @ 5 V, 30 \u00b5A max @ 15 V (Tamb=25 \u00b0C)."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2312291742_HANSCHIP-semiconductor-CD4011BDRG_C19723781.pdf",+ "pages": 10,+ "sha256": "ab85323f2c5d5fc1",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 14,+ "described": 14,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "HANSCHIP semiconductor",+ "Package": "SOP-14",+ "Category": "Logic",+ "Pins": "14"+ }+ },+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "cd4011bdrg"+ ],+ "discovery_pitch": "CD4011BDRG (HANSCHIP semiconductor) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +174,5 @@ "docs/cd4011bdrg-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }