component
cd4001s
Public Made by Adomby adom
GR Gates, SOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+55@@ -0,0 +1,55 @@+# CD4001S++**GR** · Gates · SOP-14++CD4001S from GR, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | A | input | Input A of NOR gate 1 (output J = NOR(A,B)). CMOS logic input, VIH >= 3.5 V @ VDD=5 V, 7.0 V @ VDD=10 V, 11.0 V @ VDD=15 V. Input current IIN <= 1 uA @ VDD=18 V. |+| 2 | B | input | Input B of NOR gate 1 (output J = NOR(A,B)). CMOS logic input; same VIH/VIL thresholds as pin A. |+| 3 | J | output | Output J of NOR gate 1 (J = NOR(A,B)). CMOS push-pull output; VOH >= VDD-0.05 V, VOL <= 0.05 V at |IOUT| < 1 uA. Sinks/sources several mA depending on VDD. |+| 4 | K | output | Output K of NOR gate 2 (K = NOR(C,D)). CMOS push-pull output; VOH >= VDD-0.05 V, VOL <= 0.05 V. |+| 5 | C | input | Input C of NOR gate 2 (output K = NOR(C,D)). CMOS logic input. |+| 6 | D | input | Input D of NOR gate 2 (output K = NOR(C,D)). CMOS logic input. |+| 7 | VSS | power_in | Negative supply / ground reference (0 V). Tie to system ground. |+| 8 | E | input | Input E of NOR gate 3 (output L = NOR(E,F)). CMOS logic input. |+| 9 | F | input | Input F of NOR gate 3 (output L = NOR(E,F)). CMOS logic input. |+| 10 | L | output | Output L of NOR gate 3 (L = NOR(E,F)). CMOS push-pull output; VOH >= VDD-0.05 V, VOL <= 0.05 V. |+| 11 | M | output | Output M of NOR gate 4 (M = NOR(G,H)). CMOS push-pull output; VOH >= VDD-0.05 V, VOL <= 0.05 V. |+| 12 | G | input | Input G of NOR gate 4 (output M = NOR(G,H)). CMOS logic input. |+| 13 | H | input | Input H of NOR gate 4 (output M = NOR(G,H)). CMOS logic input. |+| 14 | VDD | power_in | Positive supply input. Recommended operating range 3 V to 18 V (absolute max -0.5 V to +20 V). Typical IDD 0.01 uA at VDD=18 V, Ta=25 C. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | GR |+| Package | SOP-14 |+| Category | Logic |+| Pins | 14 |++## Ordering variants++- `CD4001SS`+- `CD4001SD`++## CAD (KiCad official)++- Symbol: `CD4001S`+- Footprint: `Package_SO:SOIC-14_3.9x8.7mm_P1.27mm`+- 3D model: SOP-14 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [GR datasheet](docs/cd4001s-datasheet.pdf) (None pp, sha256 `ea7033e4eb402dd0`, retrieved 2026-08-17, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/cd4001s-datasheet.pdf)
page.jsonadded+34@@ -0,0 +1,34 @@+{+ "slug": "cd4001s",+ "version": "0.1.0",+ "type": "component",+ "description": "GR Gates, SOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "logic",+ "cd4001s"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "cd4001s.kicad_sym",+ "cd4001s.kicad_mod",+ "cd4001s.glb",+ "cd4001s.step",+ "cd4001s.lbr",+ "docs/hero.png",+ "docs/cd4001s-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "visibility": "public",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}