component
CAHCT126QPWRG4Q1
Public Made by Adomby adom
Texas Instruments Buffers, Drivers, Receivers, Transceivers, TSSOP-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+170−8@@ -1,13 +1,180 @@ {+ "schema_version": 1,+ "type": "component", "slug": "cahct126qpwrg4q1",+ "title": "CAHCT126QPWRG4Q1",+ "brief": "Texas Instruments Buffers, Drivers, Receivers, Transceivers, TSSOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "Texas Instruments Buffers, Drivers, Receivers, Transceivers, TSSOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "logic", "cahct126qpwrg4q1" ],+ "component": {+ "mpn": "CAHCT126QPWRG4Q1",+ "manufacturer": "Texas Instruments",+ "package": "TSSOP-14",+ "pin_count": 14,+ "category": "Logic",+ "subcategory": "Buffers, Drivers, Receivers, Transceivers",+ "datasheet": "https://www.ti.com/cn/lit/gpn/sn74ahct126-q1",+ "parts": {+ "symbol": "cahct126qpwrg4q1.kicad_sym",+ "footprint": "cahct126qpwrg4q1.kicad_mod",+ "model_3d": "cahct126qpwrg4q1.glb",+ "model_3d_step": "cahct126qpwrg4q1.step",+ "lbr": "cahct126qpwrg4q1.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "1OE",+ "type": "input",+ "description": "Output-enable input for buffer 1. When 1OE is high, the buffer passes 1A to 1Y; when low, 1Y is placed in the high-impedance (Hi-Z) state. TTL-compatible input; VIH \u2265 2 V, VIL \u2264 0.8 V."+ },+ {+ "number": "2",+ "name": "1A",+ "type": "input",+ "description": "Data input to buffer 1. Driven through the 3-state buffer to output 1Y when 1OE is high. TTL-compatible input; VIH \u2265 2 V, VIL \u2264 0.8 V, VI range 0-5.5 V."+ },+ {+ "number": "3",+ "name": "1Y",+ "type": "tri_state",+ "description": "3-state output of buffer 1. Drives the buffered value of 1A when 1OE is high; Hi-Z when 1OE is low. Guaranteed drive is \u00b18 mA at VCC = 5 V (VOH \u2265 3.94 V, VOL \u2264 0.36 V)."+ },+ {+ "number": "4",+ "name": "2OE",+ "type": "input",+ "description": "Output-enable input for buffer 2. When 2OE is high, the buffer passes 2A to 2Y; when low, 2Y is Hi-Z. TTL-compatible input; VIH \u2265 2 V, VIL \u2264 0.8 V."+ },+ {+ "number": "5",+ "name": "2A",+ "type": "input",+ "description": "Data input to buffer 2. Driven through the 3-state buffer to output 2Y when 2OE is high. TTL-compatible input; VIH \u2265 2 V, VIL \u2264 0.8 V, VI range 0-5.5 V."+ },+ {+ "number": "6",+ "name": "2Y",+ "type": "tri_state",+ "description": "3-state output of buffer 2. Drives the buffered value of 2A when 2OE is high; Hi-Z when 2OE is low. Guaranteed drive is \u00b18 mA at VCC = 5 V."+ },+ {+ "number": "7",+ "name": "GND",+ "type": "power_in",+ "description": "Ground reference for the device. Connect to the system ground plane; a local decoupling capacitor from VCC to GND is recommended."+ },+ {+ "number": "8",+ "name": "3Y",+ "type": "tri_state",+ "description": "3-state output of buffer 3. Drives the buffered value of 3A when 3OE is high; Hi-Z when 3OE is low. Guaranteed drive is \u00b18 mA at VCC = 5 V."+ },+ {+ "number": "9",+ "name": "3A",+ "type": "input",+ "description": "Data input to buffer 3. Driven through the 3-state buffer to output 3Y when 3OE is high. TTL-compatible input; VIH \u2265 2 V, VIL \u2264 0.8 V, VI range 0-5.5 V."+ },+ {+ "number": "10",+ "name": "3OE",+ "type": "input",+ "description": "Output-enable input for buffer 3. When 3OE is high, the buffer passes 3A to 3Y; when low, 3Y is Hi-Z. TTL-compatible input; VIH \u2265 2 V, VIL \u2264 0.8 V."+ },+ {+ "number": "11",+ "name": "4Y",+ "type": "tri_state",+ "description": "3-state output of buffer 4. Drives the buffered value of 4A when 4OE is high; Hi-Z when 4OE is low. Guaranteed drive is \u00b18 mA at VCC = 5 V."+ },+ {+ "number": "12",+ "name": "4A",+ "type": "input",+ "description": "Data input to buffer 4. Driven through the 3-state buffer to output 4Y when 4OE is high. TTL-compatible input; VIH \u2265 2 V, VIL \u2264 0.8 V, VI range 0-5.5 V."+ },+ {+ "number": "13",+ "name": "4OE",+ "type": "input",+ "description": "Output-enable input for buffer 4. When 4OE is high, the buffer passes 4A to 4Y; when low, 4Y is Hi-Z. TTL-compatible input; VIH \u2265 2 V, VIL \u2264 0.8 V."+ },+ {+ "number": "14",+ "name": "VCC",+ "type": "power_in",+ "description": "Positive supply input. Operating range 4.5 V to 5.5 V; absolute maximum 7 V. Decouple to GND with a local ceramic capacitor (e.g. 100 nF) near the pin."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/sn74ahct126-q1",+ "pages": null,+ "sha256": "7161780ff9b93586",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 14,+ "described": 14,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "Texas Instruments",+ "Package": "TSSOP-14",+ "Category": "Logic",+ "Pins": "14"+ }+ },+ "variants": [+ {+ "mpn": "CAHCT126QPWRG4Q1",+ "kind": "packaging"+ },+ {+ "mpn": "CAHCT126QPWRG4Q1D",+ "kind": "packaging"+ },+ {+ "mpn": "CAHCT126QPWRG4Q1DR",+ "kind": "packaging"+ },+ {+ "mpn": "CAHCT126QPWRG4Q1BQA",+ "kind": "packaging"+ }+ ],+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "cahct126qpwrg4q1"+ ],+ "discovery_pitch": "CAHCT126QPWRG4Q1 (Texas Instruments) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +192,5 @@ "docs/cahct126qpwrg4q1-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }