← Commit history

ca-is3211vbg: factory component page (tier=lcsc)

Ray ·2c8c52cdcb ·1mo ago ·parent bf00242
1 file changed +46−24
page.json+46−24
@@ -1,8 +1,11 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "ca-is3211vbg",+  "title": "CA-IS3211VBG",+  "brief": "Chipanalog Isolators - Gate Drivers, SOIC-8-300mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "Chipanalog Isolators - Gate Drivers, SOIC-8-300mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "power management (pmic)",@@ -10,24 +13,6 @@     "factory-2.0.0",     "extractor-text"   ],-  "dependencies": {},-  "hero": {-    "type": "image",-    "path": "docs/hero.png"-  },-  "files": [-    "page.json",-    "README.md",-    "ca-is3211vbg.kicad_sym",-    "ca-is3211vbg.kicad_mod",-    "ca-is3211vbg.glb",-    "ca-is3211vbg.step",-    "ca-is3211vbg.lbr",-    "docs/hero.png",-    "docs/ca-is3211vbg-datasheet.pdf",-    "viewers/symbol.html",-    "viewers/footprint.html"-  ],   "component": {     "mpn": "CA-IS3211VBG",     "manufacturer": "Chipanalog",@@ -75,7 +60,7 @@         "number": "5",         "name": "VEE",         "type": "power_in",-        "description": "Negative output stage power rail; typical range −5 to 0 V for IGBT/SiC applications, connects to ground or negative supply."+        "description": "Negative output stage power rail; typical range \u22125 to 0 V for IGBT/SiC applications, connects to ground or negative supply."       },       {         "number": "6",@@ -93,7 +78,7 @@         "number": "8",         "name": "VCC",         "type": "power_in",-        "description": "Positive output stage power rail; 10-30 V (8 V UVLO) or 14-30 V (12 V UVLO) range with 0.1 µF bypass capacitor to VEE."+        "description": "Positive output stage power rail; 10-30 V (8 V UVLO) or 14-30 V (12 V UVLO) range with 0.1 \u00b5F bypass capacitor to VEE."       }     ],     "provenance": {@@ -130,9 +115,46 @@       "footprint": "viewers/footprint.html"     }   },-  "visibility": "public",+  "metadata": {+    "specs": {+      "Manufacturer": "Chipanalog",+      "Package": "SOIC-8-300mil",+      "Category": "Power Management (PMIC)",+      "Pins": "8"+    }+  },+  "variants": [],+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "ca-is3211vbg"+  ],+  "discovery_pitch": "CA-IS3211VBG (Chipanalog) component page with datasheet-verified CAD.",   "author": {     "name": "Ray",     "email": "[email protected]"-  }+  },+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "ca-is3211vbg.kicad_sym",+    "ca-is3211vbg.kicad_mod",+    "ca-is3211vbg.glb",+    "ca-is3211vbg.step",+    "ca-is3211vbg.lbr",+    "docs/hero.png",+    "docs/ca-is3211vbg-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ] }\ No newline at end of file