← Commit history

Initial commit: component/ca-is3211scg

Ray ·627553f497 ·1mo ago
2 files changed +186
README.mdadded+45
@@ -0,0 +1,45 @@+# CA-IS3211SCG++**Chipanalog** · Isolators - Gate Drivers · SOIC-8-300mil++CA-IS3211SCG from Chipanalog, in a SOIC-8-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | NC | unconnected | No connection |+| 2 | ANODE | input | Positive input terminal of optical coupler-compatible input stage, accepts 7-16 mA forward current with 1.8-2.4 V forward voltage drop |+| 3 | CATHODE | input | Negative input terminal of optical coupler-compatible input stage, rated for up to 7 V reverse voltage |+| 4 | NC | unconnected | No connection |+| 5 | VEE | power_in | Negative output stage power supply rail with output signal swing capability from VEE-0.3 V to VCC+0.3 V |+| 6 | OUTL | output | Low-side gate drive output providing 3.5-6 A peak sink current with rail-to-rail swing capability |+| 7 | OUTH | output | High-side gate drive output providing 3-5 A peak source current with rail-to-rail swing capability |+| 8 | VCC | power_in | Positive output stage power supply rail operating from 14-30 V for the 12V UVLO variant |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Chipanalog |+| Package | SOIC-8-300mil |+| Category | Power Management (PMIC) |+| Pins | 8 |++## CAD (KiCad official)++- Symbol: `CA-IS3211SCG`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOIC-8-300mil (KiCad packages3D, STEP)+- 3D model files: `ca-is3211scg-etched.step` / `ca-is3211scg-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ca-is3211scg.step` / `ca-is3211scg.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Chipanalog datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602993937867296768) (24 pp, sha256 `918946d8bd08bd7e`, retrieved 2026-09-17, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-4-6` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/ca-is3211scg-datasheet.pdf)
page.jsonadded+141
@@ -0,0 +1,141 @@+{+  "slug": "ca-is3211scg",+  "version": "0.1.0",+  "type": "component",+  "description": "Chipanalog Isolators - Gate Drivers, SOIC-8-300mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "ca-is3211scg",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "ca-is3211scg.kicad_sym",+    "ca-is3211scg.kicad_mod",+    "ca-is3211scg.glb",+    "ca-is3211scg.step",+    "ca-is3211scg.lbr",+    "docs/hero.png",+    "docs/ca-is3211scg-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "CA-IS3211SCG",+    "manufacturer": "Chipanalog",+    "package": "SOIC-8-300mil",+    "pin_count": 8,+    "category": "Power Management (PMIC)",+    "subcategory": "Isolators - Gate Drivers",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602993937867296768",+    "parts": {+      "symbol": "ca-is3211scg.kicad_sym",+      "footprint": "ca-is3211scg.kicad_mod",+      "model_3d": "ca-is3211scg-etched.glb",+      "model_3d_plain": "ca-is3211scg.glb",+      "model_3d_step": "ca-is3211scg-etched.step",+      "model_3d_step_plain": "ca-is3211scg.step",+      "lbr": "ca-is3211scg.lbr"+    },+    "distributor_links": {+      "lcsc": "C7422541"+    },+    "pins": [+      {+        "number": "1",+        "name": "NC",+        "type": "unconnected",+        "description": "No connection"+      },+      {+        "number": "2",+        "name": "ANODE",+        "type": "input",+        "description": "Positive input terminal of optical coupler-compatible input stage, accepts 7-16 mA forward current with 1.8-2.4 V forward voltage drop"+      },+      {+        "number": "3",+        "name": "CATHODE",+        "type": "input",+        "description": "Negative input terminal of optical coupler-compatible input stage, rated for up to 7 V reverse voltage"+      },+      {+        "number": "4",+        "name": "NC",+        "type": "unconnected",+        "description": "No connection"+      },+      {+        "number": "5",+        "name": "VEE",+        "type": "power_in",+        "description": "Negative output stage power supply rail with output signal swing capability from VEE-0.3 V to VCC+0.3 V"+      },+      {+        "number": "6",+        "name": "OUTL",+        "type": "output",+        "description": "Low-side gate drive output providing 3.5-6 A peak sink current with rail-to-rail swing capability"+      },+      {+        "number": "7",+        "name": "OUTH",+        "type": "output",+        "description": "High-side gate drive output providing 3-5 A peak source current with rail-to-rail swing capability"+      },+      {+        "number": "8",+        "name": "VCC",+        "type": "power_in",+        "description": "Positive output stage power supply rail operating from 14-30 V for the 12V UVLO variant"+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.2",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.2",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-4-6",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 24,+        "cost_usd": 0.2587,+        "at": "2026-09-17T22:08:10"+      },+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602993937867296768",+        "pages": 24,+        "sha256": "918946d8bd08bd7e",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 8,+        "described": 8,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file