component
BY25D80ASTIG
Public Made by Adomby adom
BOYAMICRO NOR FLASH, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+116−8@@ -1,13 +1,126 @@ {+ "schema_version": 1,+ "type": "component", "slug": "by25d80astig",+ "title": "BY25D80ASTIG",+ "brief": "BOYAMICRO BY25D80ASTIG R NOR FLASH, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "BOYAMICRO BY25D80ASTIG R NOR FLASH, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "memory", "by25d80astig" ],+ "component": {+ "mpn": "BY25D80ASTIG",+ "manufacturer": "BOYAMICRO BY25D80ASTIG R",+ "package": "SOP-8",+ "pin_count": 8,+ "category": "Memory",+ "subcategory": "NOR FLASH",+ "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/f964203a1a7cfa1cae8fa1e6547ba58c.pdf",+ "parts": {+ "symbol": "by25d80astig.kicad_sym",+ "footprint": "by25d80astig.kicad_mod",+ "model_3d": "by25d80astig.glb",+ "model_3d_step": "by25d80astig.step",+ "lbr": "by25d80astig.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "/CS",+ "type": "input",+ "description": "Chip Select (active low). Enables the device when driven low; when high the device is deselected, drives SO to high-impedance, and enters Standby Power mode. Should be pulled high to VCC during power-up."+ },+ {+ "number": "2",+ "name": "SO/IO1",+ "type": "bidirectional",+ "description": "Serial Data Output in Standard SPI mode; shifts data out on the falling edge of SCLK. Becomes bidirectional I/O1 during Dual Output Fast Read (3BH) operations."+ },+ {+ "number": "3",+ "name": "/WP",+ "type": "input",+ "description": "Write Protect (active low). Together with the Status Register SRP bit places the device in Hardware Protected mode, making the non-volatile Status Register bits read-only. Only used in single-bit SPI mode."+ },+ {+ "number": "4",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground reference for the core and I/O."+ },+ {+ "number": "5",+ "name": "SI/IO0",+ "type": "bidirectional",+ "description": "Serial Data Input in Standard SPI mode; data is latched on the rising edge of SCLK. Becomes bidirectional I/O0 during Dual Output Fast Read (3BH) operations."+ },+ {+ "number": "6",+ "name": "SCLK",+ "type": "input",+ "description": "Serial Clock. Provides the timing reference for SPI transfers; supports SPI modes 0 and 3. Up to 55 MHz for Normal Read, 108 MHz for Fast/Dual Read."+ },+ {+ "number": "7",+ "name": "NC",+ "type": "unconnected",+ "description": "No internal connection. May be left floating or tied to ground; do not use for signal routing."+ },+ {+ "number": "8",+ "name": "VCC",+ "type": "power_in",+ "description": "Core and I/O power supply, 2.7 V to 3.6 V. Decouple with 10 nF to 100 nF close to the VCC/VSS pins."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://datasheet.lcsc.com/datasheet/pdf/f964203a1a7cfa1cae8fa1e6547ba58c.pdf",+ "pages": 44,+ "sha256": "adc2654280e90880",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 8,+ "described": 8,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "BOYAMICRO BY25D80ASTIG R",+ "Package": "SOP-8",+ "Category": "Memory",+ "Pins": "8"+ }+ },+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "by25d80astig"+ ],+ "discovery_pitch": "BY25D80ASTIG (BOYAMICRO BY25D80ASTIG R) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +138,5 @@ "docs/by25d80astig-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }