component
AT45DB021E-SSHN-T
Public Made by Adomby adom
Dialog Semiconductor Adesto Adesto Technologies NOR FLASH, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
at45db021e-sshn-t: factory component page (tier=lcsc)
4 files changed
+33−32
README.md+9−11@@ -8,14 +8,14 @@ AT45DB021E-SSHN-T from Dialog Semiconductor Adesto Adesto Technologies, in a SOI | Pin | Name | Type | Function | |---|---|---|---|-| 1 | SI | input | Serial Input (MOSI). Shifts command, address, and data into the device; latched on the rising edge of SCK. Ignored when CS is deasserted (high). |-| 2 | SCK | input | Serial Clock. Provides the clock reference for the SPI interface; SI is latched on the rising edge and SO changes on the falling edge. |-| 3 | ~RESET~ | input | Reset (active low). A low state terminates the operation in progress and resets the internal state machine to idle. Recommended to be driven high externally if unused. |-| 4 | ~CS~ | input | Chip Select (active low). Asserting CS enables the device; deasserting places the device in standby mode and tri-states the SO output. |-| 5 | ~WP~ | input | Write Protect (active low). When asserted, sectors specified for protection by the Sector Protection Register are protected against program/erase. Internally pulled high; recommended to tie to VCC when unused. |-| 6 | VCC | power_in | Device power supply. Operating range 1.65V to 3.6V. |-| 7 | GND | power_in | Ground reference for the power supply. Connect to system ground. |-| 8 | SO | output | Serial Output (MISO). Data is clocked out on the falling edge of SCK. High-impedance when CS is deasserted. |+| 1 | SI | input | Serial Input. Shifts command, address, and data into the device. Data on SI is latched on the rising edge of SCK. Ignored while CS is deasserted. |+| 2 | SCK | input | Serial Clock. Provides the clock reference to the device; controls data flow to/from the chip. Command, address, and input data are latched on the rising edge; output data on SO is clocked out on the falling edge. |+| 3 | RESET | input | Active-low hardware reset. Terminates the in-progress operation and forces the state machine to idle while held low. Device incorporates an internal power-on reset, so this pin has no power-up restrictions; drive high externally if unused. |+| 4 | CS | input | Active-low Chip Select. Asserting CS selects the device; deasserting places the device in standby (not Deep Power-Down) and drives SO to high-impedance. A high-to-low transition starts an operation, a low-to-high transition ends it. |+| 5 | WP | input | Active-low Write Protect. When asserted, protects sectors specified in the Sector Protection Register from program/erase and prevents modification of the Sector Protection Register. Internally pulled high; may be left floating but tying to VCC is recommended when unused. |+| 6 | VCC | power_in | Device power supply, 1.65V to 3.6V. Operations outside this range are not recommended. |+| 7 | GND | power_in | Ground reference for the power supply; connect to system ground. |+| 8 | SO | output | Serial Output. Data is clocked out on the falling edge of SCK. High-impedance when the device is deselected (CS high). | ## Key specifications @@ -28,12 +28,10 @@ AT45DB021E-SSHN-T from Dialog Semiconductor Adesto Adesto Technologies, in a SOI ## Ordering variants -- `AT45DB021E-SSHN-TSSH` - `AT45DB021E-SSHN-TSSHN` - `AT45DB021E-SSHN-TSSHN-T` - `AT45DB021E-SSHN-TSSHN-B`-- `AT45DB021E-SSHN-TSH`-- `AT45DB021E-SSHN-TMH`+- `AT45DB021E-SSHN-TMHN` - `AT45DB021E-SSHN-TCN` ## CAD (KiCad official)
at45db021e-sshn-t.kicad_sym+3−3@@ -17,11 +17,11 @@ (number "2" (effects (font (size 1.27 1.27)))) ) (pin input line (at -17.78 -2.54 0) (length 5.08)- (name "~RESET~" (effects (font (size 1.27 1.27))))+ (name "RESET" (effects (font (size 1.27 1.27)))) (number "3" (effects (font (size 1.27 1.27)))) ) (pin input line (at -17.78 -5.08 0) (length 5.08)- (name "~CS~" (effects (font (size 1.27 1.27))))+ (name "CS" (effects (font (size 1.27 1.27)))) (number "4" (effects (font (size 1.27 1.27)))) ) (pin output line (at 17.78 2.54 180) (length 5.08)@@ -37,7 +37,7 @@ (number "6" (effects (font (size 1.27 1.27)))) ) (pin input line (at 17.78 -5.08 180) (length 5.08)- (name "~WP~" (effects (font (size 1.27 1.27))))+ (name "WP" (effects (font (size 1.27 1.27)))) (number "5" (effects (font (size 1.27 1.27)))) ) )
at45db021e-sshn-t.lbr+9−3@@ -50,7 +50,7 @@ <layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/> </layers> <library>-<description></description>+<description>Dialog Semiconductor Adesto Adesto Technologies NOR FLASH, SOIC-8</description> <packages> <package name="SOIC-8_3.9x4.9mm_P1.27mm"> <description>SOIC-8, 3.9 x 4.9 mm, 1.27 mm pitch</description>@@ -86,6 +86,7 @@ </packages> <symbols> <symbol name="AT45DB021E-SSHN-T">+ <description>Dialog Semiconductor Adesto Adesto Technologies NOR FLASH, SOIC-8</description> <wire x1="-12.7" y1="5.08" x2="12.7" y2="5.08" width="0.254" layer="94"/> <wire x1="12.7" y1="5.08" x2="12.7" y2="-7.62" width="0.254" layer="94"/> <wire x1="12.7" y1="-7.62" x2="-12.7" y2="-7.62" width="0.254" layer="94"/>@@ -104,7 +105,7 @@ </symbols> <devicesets> <deviceset name="AT45DB021E-SSHN-T" prefix="U">- <description></description>+ <description>Dialog Semiconductor Adesto Adesto Technologies NOR FLASH, SOIC-8</description> <gates> <gate name="G$1" symbol="AT45DB021E-SSHN-T" x="0" y="0"/> </gates>@@ -120,7 +121,12 @@ <connect gate="G$1" pin="VCC" pad="6"/> <connect gate="G$1" pin="WP" pad="5"/> </connects>- <technologies><technology name=""/></technologies>+ <technologies>+ <technology name="">+ <attribute name="MPN" value="AT45DB021E-SSHN-T" constant="no"/>+ <attribute name="MANUFACTURER" value="Dialog Semiconductor Adesto Adesto Technologies" constant="no"/>+ </technology>+ </technologies> </device> </devices> </deviceset>
page.json+12−15@@ -32,49 +32,49 @@ "number": "1", "name": "SI", "type": "input",- "description": "Serial Input (MOSI). Shifts command, address, and data into the device; latched on the rising edge of SCK. Ignored when CS is deasserted (high)."+ "description": "Serial Input. Shifts command, address, and data into the device. Data on SI is latched on the rising edge of SCK. Ignored while CS is deasserted." }, { "number": "2", "name": "SCK", "type": "input",- "description": "Serial Clock. Provides the clock reference for the SPI interface; SI is latched on the rising edge and SO changes on the falling edge."+ "description": "Serial Clock. Provides the clock reference to the device; controls data flow to/from the chip. Command, address, and input data are latched on the rising edge; output data on SO is clocked out on the falling edge." }, { "number": "3",- "name": "~RESET~",+ "name": "RESET", "type": "input",- "description": "Reset (active low). A low state terminates the operation in progress and resets the internal state machine to idle. Recommended to be driven high externally if unused."+ "description": "Active-low hardware reset. Terminates the in-progress operation and forces the state machine to idle while held low. Device incorporates an internal power-on reset, so this pin has no power-up restrictions; drive high externally if unused." }, { "number": "4",- "name": "~CS~",+ "name": "CS", "type": "input",- "description": "Chip Select (active low). Asserting CS enables the device; deasserting places the device in standby mode and tri-states the SO output."+ "description": "Active-low Chip Select. Asserting CS selects the device; deasserting places the device in standby (not Deep Power-Down) and drives SO to high-impedance. A high-to-low transition starts an operation, a low-to-high transition ends it." }, { "number": "5",- "name": "~WP~",+ "name": "WP", "type": "input",- "description": "Write Protect (active low). When asserted, sectors specified for protection by the Sector Protection Register are protected against program/erase. Internally pulled high; recommended to tie to VCC when unused."+ "description": "Active-low Write Protect. When asserted, protects sectors specified in the Sector Protection Register from program/erase and prevents modification of the Sector Protection Register. Internally pulled high; may be left floating but tying to VCC is recommended when unused." }, { "number": "6", "name": "VCC", "type": "power_in",- "description": "Device power supply. Operating range 1.65V to 3.6V."+ "description": "Device power supply, 1.65V to 3.6V. Operations outside this range are not recommended." }, { "number": "7", "name": "GND", "type": "power_in",- "description": "Ground reference for the power supply. Connect to system ground."+ "description": "Ground reference for the power supply; connect to system ground." }, { "number": "8", "name": "SO", "type": "output",- "description": "Serial Output (MISO). Data is clocked out on the falling edge of SCK. High-impedance when CS is deasserted."+ "description": "Serial Output. Data is clocked out on the falling edge of SCK. High-impedance when the device is deselected (CS high)." } ], "provenance": {@@ -138,8 +138,5 @@ "docs/at45db021e-sshn-t-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": {- "public": true- }+ ] }