← Commit history

ap7167-spg-13: factory component page (tier=mfr)

Ray ·7eaab712be ·2mo ago ·parent 76d0efb
1 file changed +122−8
page.json+122−8
@@ -1,13 +1,132 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "ap7167-spg-13",+  "title": "AP7167-SPG-13",+  "brief": "Diodes Incorporated Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "Diodes Incorporated Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "pmic",     "ap7167-spg-13"   ],+  "component": {+    "mpn": "AP7167-SPG-13",+    "manufacturer": "Diodes Incorporated",+    "package": "SOIC-8-EP",+    "pin_count": 9,+    "category": "PMIC",+    "subcategory": "Voltage Regulators - Linear, Low Drop Out (LDO) Regulators",+    "datasheet": "https://www.diodes.com/assets/Datasheets/AP7167-SPG-13.pdf",+    "parts": {+      "symbol": "ap7167-spg-13.kicad_sym",+      "footprint": "ap7167-spg-13.kicad_mod",+      "model_3d": "ap7167-spg-13.glb",+      "model_3d_step": "ap7167-spg-13.step",+      "lbr": "ap7167-spg-13.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "IN",+        "type": "power_in",+        "description": "Voltage input pin. Pin 1 and pin 2 must be tied together externally. Bypass to ground through at least a 1\u00b5F ceramic capacitor. Input range 2.2V to 5.5V."+      },+      {+        "number": "2",+        "name": "IN",+        "type": "power_in",+        "description": "Voltage input pin. Pin 1 and pin 2 must be tied together externally. Bypass to ground through at least a 1\u00b5F ceramic capacitor."+      },+      {+        "number": "3",+        "name": "POK",+        "type": "output",+        "description": "Power-OK output, active-high open-drain. Requires an external pull-up resistor (recommended 10k\u03a9-1M\u03a9) to a rail \u2264 5.5V. Sink current up to 4mA. Asserts when FB (or OUT) rises above ~92% of Vref. POK must be disconnected from IN pin."+      },+      {+        "number": "4",+        "name": "EN",+        "type": "input",+        "description": "Enable input, active high. Vih \u2265 1.4V enables the regulator; Vil \u2264 0.4V shuts it down. Tie to IN to keep the regulator always on. Input leakage \u2264 1\u00b5A."+      },+      {+        "number": "5",+        "name": "GND",+        "type": "power_in",+        "description": "Ground reference for the regulator."+      },+      {+        "number": "6",+        "name": "FB",+        "type": "input",+        "description": "Output feedback input to the internal error amplifier. Regulates to Vref = 0.8V typical. Set output via external divider: Vout = Vref \u00d7 (1 + R1/R2); keep R2 < 250k\u03a9 for reference stability. FB leakage \u2264 1\u00b5A."+      },+      {+        "number": "7",+        "name": "OUT",+        "type": "power_out",+        "description": "Voltage output pin. Pin 7 and pin 8 must be tied together externally. Bypass to ground with at least a 4.7\u00b5F ceramic capacitor. Output range 0.8V to 5.0V, up to 1.2A."+      },+      {+        "number": "8",+        "name": "OUT",+        "type": "power_out",+        "description": "Voltage output pin. Pin 7 and pin 8 must be tied together externally. Bypass to ground with at least a 4.7\u00b5F ceramic capacitor."+      },+      {+        "number": "EP",+        "name": "EP",+        "type": "passive",+        "description": "Exposed thermal pad on package underside. Primary conduction path for heat to the PCB; connect to a copper thermal plane. May be tied to GND or left floating, but should be soldered to copper for thermal performance (\u03b8JA \u2248 27\u00b0C/W)."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://www.diodes.com/assets/Datasheets/AP7167-SPG-13.pdf",+        "pages": 14,+        "sha256": "5ff6f0abf2d05446",+        "source_tier": "mfr"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 9,+        "described": 9,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "Diodes Incorporated",+      "Package": "SOIC-8-EP",+      "Category": "PMIC",+      "Pins": "9"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "ap7167-spg-13"+  ],+  "discovery_pitch": "AP7167-SPG-13 (Diodes Incorporated) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +144,5 @@     "docs/ap7167-spg-13-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file