component
AP2141DSG-13
Public Made by Adomby adom
Diodes Incorporated AC-DC Controllers and Regulators, SO-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+8−5@@ -32,7 +32,7 @@ "number": "1", "name": "OUT", "type": "power_out",- "description": "Switched voltage output pin from the internal high-side power MOSFET. Delivers up to 0.5 A recommended continuous load with ~95 m\u03a9 typical on-resistance at Vin = 5 V. When the switch is disabled, an internal discharge path (~100 \u03a9) sinks residual output charge to GND."+ "description": "Switched voltage output pin from the internal high-side power MOSFET. Delivers up to 0.5 A recommended continuous load with ~95 mΩ typical on-resistance at Vin = 5 V. When the switch is disabled, an internal discharge path (~100 Ω) sinks residual output charge to GND." }, { "number": "2",@@ -44,19 +44,19 @@ "number": "3", "name": "FLG", "type": "output",- "description": "Open-drain fault flag output, active low when an over-current or over-temperature event exceeds the 7 ms typical blanking time. FLG FET has ~20 \u03a9 on-resistance at 10 mA sink; requires an external pull-up resistor (typ 10 k\u03a9) to a logic supply up to 6.5 V."+ "description": "Open-drain fault flag output, active low when an over-current or over-temperature event exceeds the 7 ms typical blanking time. FLG FET has ~20 Ω on-resistance at 10 mA sink; requires an external pull-up resistor (typ 10 kΩ) to a logic supply up to 6.5 V." }, { "number": "4", "name": "EN", "type": "input",- "description": "Enable input, active LOW on AP2141D (drive low to turn the switch on). Logic thresholds: VIL \u2264 0.8 V, VIH \u2265 2.0 V. Input leakage \u22641 \u00b5A at VEN = 5 V. Absolute max VEN = 6.5 V."+ "description": "Enable input, active LOW on AP2141D (drive low to turn the switch on). Logic thresholds: VIL ≤ 0.8 V, VIH ≥ 2.0 V. Input leakage ≤1 µA at VEN = 5 V. Absolute max VEN = 6.5 V." }, { "number": "5", "name": "IN", "type": "power_in",- "description": "Voltage input supply pin to the internal power MOSFET and control circuitry. Operating range 2.7 V to 5.5 V; UVLO trip ~1.9 V typical. Absolute max VIN = 6.5 V. Bypass locally with ceramic (0.1 \u00b5F) and bulk (10 \u00b5F) capacitors."+ "description": "Voltage input supply pin to the internal power MOSFET and control circuitry. Operating range 2.7 V to 5.5 V; UVLO trip ~1.9 V typical. Absolute max VIN = 6.5 V. Bypass locally with ceramic (0.1 µF) and bulk (10 µF) capacitors." } ], "provenance": {@@ -138,5 +138,8 @@ "docs/ap2141dsg-13-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ]+ ],+ "visibility": {+ "public": true+ } }