component
AiP74HCT244TA20.TR
Public Made by Adomby adom
Wuxi I core Elec Buffer/Driver/Transceiver, TSSOP-20. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+188−8@@ -1,13 +1,198 @@ {+ "schema_version": 1,+ "type": "component", "slug": "aip74hct244ta20-tr",+ "title": "AiP74HCT244TA20.TR",+ "brief": "Wuxi I core Elec AiP74HCT244TA20 TR Buffer/Driver/Transceiver, TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "Wuxi I core Elec AiP74HCT244TA20 TR Buffer/Driver/Transceiver, TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "logic", "aip74hct244ta20.tr" ],+ "component": {+ "mpn": "AiP74HCT244TA20.TR",+ "manufacturer": "Wuxi I core Elec AiP74HCT244TA20 TR",+ "package": "TSSOP-20",+ "pin_count": 20,+ "category": "Logic",+ "subcategory": "Buffer/Driver/Transceiver",+ "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2208111800_Wuxi-I-core-Elec-AiP74HCT244TA20-TR_C5139320.pdf",+ "parts": {+ "symbol": "aip74hct244ta20-tr.kicad_sym",+ "footprint": "aip74hct244ta20-tr.kicad_mod",+ "model_3d": "aip74hct244ta20-tr.glb",+ "model_3d_step": "aip74hct244ta20-tr.step",+ "lbr": "aip74hct244ta20-tr.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "1OE",+ "type": "input",+ "description": "Output enable for group 1 (1Y0..1Y3), active low. High level tri-states the group-1 outputs."+ },+ {+ "number": "2",+ "name": "1A0",+ "type": "input",+ "description": "Data input, channel 1 bit 0. Buffered to 1Y0 when 1OE is low."+ },+ {+ "number": "3",+ "name": "2Y0",+ "type": "tri_state",+ "description": "Bus output, channel 2 bit 0. Follows 2A0 when 2OE is low; high-Z when 2OE is high."+ },+ {+ "number": "4",+ "name": "1A1",+ "type": "input",+ "description": "Data input, channel 1 bit 1. Buffered to 1Y1 when 1OE is low."+ },+ {+ "number": "5",+ "name": "2Y1",+ "type": "tri_state",+ "description": "Bus output, channel 2 bit 1. Follows 2A1 when 2OE is low; high-Z when 2OE is high."+ },+ {+ "number": "6",+ "name": "1A2",+ "type": "input",+ "description": "Data input, channel 1 bit 2. Buffered to 1Y2 when 1OE is low."+ },+ {+ "number": "7",+ "name": "2Y2",+ "type": "tri_state",+ "description": "Bus output, channel 2 bit 2. Follows 2A2 when 2OE is low; high-Z when 2OE is high."+ },+ {+ "number": "8",+ "name": "1A3",+ "type": "input",+ "description": "Data input, channel 1 bit 3. Buffered to 1Y3 when 1OE is low."+ },+ {+ "number": "9",+ "name": "2Y3",+ "type": "tri_state",+ "description": "Bus output, channel 2 bit 3. Follows 2A3 when 2OE is low; high-Z when 2OE is high."+ },+ {+ "number": "10",+ "name": "GND",+ "type": "power_in",+ "description": "Ground reference, 0 V."+ },+ {+ "number": "11",+ "name": "2A3",+ "type": "input",+ "description": "Data input, channel 2 bit 3. Buffered to 2Y3 when 2OE is low."+ },+ {+ "number": "12",+ "name": "1Y3",+ "type": "tri_state",+ "description": "Bus output, channel 1 bit 3. Follows 1A3 when 1OE is low; high-Z when 1OE is high."+ },+ {+ "number": "13",+ "name": "2A2",+ "type": "input",+ "description": "Data input, channel 2 bit 2. Buffered to 2Y2 when 2OE is low."+ },+ {+ "number": "14",+ "name": "1Y2",+ "type": "tri_state",+ "description": "Bus output, channel 1 bit 2. Follows 1A2 when 1OE is low; high-Z when 1OE is high."+ },+ {+ "number": "15",+ "name": "2A1",+ "type": "input",+ "description": "Data input, channel 2 bit 1. Buffered to 2Y1 when 2OE is low."+ },+ {+ "number": "16",+ "name": "1Y1",+ "type": "tri_state",+ "description": "Bus output, channel 1 bit 1. Follows 1A1 when 1OE is low; high-Z when 1OE is high."+ },+ {+ "number": "17",+ "name": "2A0",+ "type": "input",+ "description": "Data input, channel 2 bit 0. Buffered to 2Y0 when 2OE is low."+ },+ {+ "number": "18",+ "name": "1Y0",+ "type": "tri_state",+ "description": "Bus output, channel 1 bit 0. Follows 1A0 when 1OE is low; high-Z when 1OE is high."+ },+ {+ "number": "19",+ "name": "2OE",+ "type": "input",+ "description": "Output enable for group 2 (2Y0..2Y3), active low. High level tri-states the group-2 outputs."+ },+ {+ "number": "20",+ "name": "VCC",+ "type": "power_in",+ "description": "Supply voltage. Recommended 4.5-5.5 V for HCT variant (2.0-6.0 V for HC); absolute max 7.0 V."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2208111800_Wuxi-I-core-Elec-AiP74HCT244TA20-TR_C5139320.pdf",+ "pages": 18,+ "sha256": "36eef0eb359fbb5f",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 20,+ "described": 20,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "Wuxi I core Elec AiP74HCT244TA20 TR",+ "Package": "TSSOP-20",+ "Category": "Logic",+ "Pins": "20"+ }+ },+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "aip74hct244ta20.tr"+ ],+ "discovery_pitch": "AiP74HCT244TA20.TR (Wuxi I core Elec AiP74HCT244TA20 TR) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +210,5 @@ "docs/aip74hct244ta20-tr-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }