← Commit history

Initial commit: component/adum1401brwz-rl

Ray ·39a22d5781 ·1mo ago
2 files changed +241
README.mdadded+52
@@ -0,0 +1,52 @@+# ADUM1401BRWZ-RL++**Analog Devices** · Digital Isolators · SOIC-16-300mil++ADUM1401BRWZ-RL from Analog Devices, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VDD1 | power_in | Supply voltage for isolator side 1; operating range 2.7 V to 5.5 V. |+| 2 | GND1 | power_in | Ground reference for isolator side 1; internally connected to pin 8 and both should be connected to GND1. |+| 3 | VIA | input | Logic input A accepting CMOS logic levels with high threshold 2.0 V (5V op) or 1.6 V (3V op) and low threshold 0.8 V (5V op) or 0.4 V (3V op). |+| 4 | VIB | input | Logic input B accepting CMOS logic levels with high threshold 2.0 V (5V op) or 1.6 V (3V op) and low threshold 0.8 V (5V op) or 0.4 V (3V op). |+| 5 | VIC | input | Logic input C accepting CMOS logic levels with high threshold 2.0 V (5V op) or 1.6 V (3V op) and low threshold 0.8 V (5V op) or 0.4 V (3V op). |+| 6 | VOD | tri_state | Logic output D providing isolated signal from VID input; output enabled when VE1 is high or floating, disabled to high impedance when VE1 is low. |+| 7 | VE1 | input | Output enable 1 (active high logic input) controlling VOD output; VOD enabled when high or floating, disabled when low. |+| 8 | GND1 | power_in | Ground reference for isolator side 1; internally connected to pin 2 and both should be connected to GND1. |+| 9 | GND2 | power_in | Ground reference for isolator side 2; internally connected to pin 15 and both should be connected to GND2. |+| 10 | VE2 | input | Output enable 2 (active high logic input) controlling VOA, VOB, VOC outputs; outputs enabled when high or floating, disabled when low. |+| 11 | VID | input | Logic input D accepting CMOS logic levels with high threshold 2.0 V (5V op) or 1.6 V (3V op) and low threshold 0.8 V (5V op) or 0.4 V (3V op). |+| 12 | VOC | tri_state | Logic output C providing isolated signal from VIC input; output enabled when VE2 is high or floating, disabled to high impedance when VE2 is low. |+| 13 | VOB | tri_state | Logic output B providing isolated signal from VIB input; output enabled when VE2 is high or floating, disabled to high impedance when VE2 is low. |+| 14 | VOA | tri_state | Logic output A providing isolated signal from VIA input; output enabled when VE2 is high or floating, disabled to high impedance when VE2 is low. |+| 15 | GND2 | power_in | Ground reference for isolator side 2; internally connected to pin 9 and both should be connected to GND2. |+| 16 | VDD2 | power_in | Supply voltage for isolator side 2; operating range 2.7 V to 5.5 V. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Analog Devices |+| Package | SOIC-16-300mil |+| Category | Signal Isolation Devices |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `ADUM1401BRWZ-RL`+- Footprint: `Package_SO:SOIC-16_3.9x9.9mm_P1.27mm`+- 3D model: SOIC-16-300mil (KiCad packages3D, STEP)+- 3D model files: `adum1401brwz-rl-etched.step` / `adum1401brwz-rl-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `adum1401brwz-rl.step` / `adum1401brwz-rl.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Analog Devices datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586193098564755456) (31 pp, sha256 `416fb6e11b4027f6`, retrieved 2026-09-21, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-4-6` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/adum1401brwz-rl-datasheet.pdf)
page.jsonadded+189
@@ -0,0 +1,189 @@+{+  "slug": "adum1401brwz-rl",+  "version": "0.1.0",+  "type": "component",+  "description": "Analog Devices Digital Isolators, SOIC-16-300mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "signal isolation devices",+    "adum1401brwz-rl",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "adum1401brwz-rl.kicad_sym",+    "adum1401brwz-rl.kicad_mod",+    "adum1401brwz-rl.glb",+    "adum1401brwz-rl.step",+    "adum1401brwz-rl.lbr",+    "docs/hero.png",+    "docs/adum1401brwz-rl-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "ADUM1401BRWZ-RL",+    "manufacturer": "Analog Devices",+    "package": "SOIC-16-300mil",+    "pin_count": 16,+    "category": "Signal Isolation Devices",+    "subcategory": "Digital Isolators",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586193098564755456",+    "parts": {+      "symbol": "adum1401brwz-rl.kicad_sym",+      "footprint": "adum1401brwz-rl.kicad_mod",+      "model_3d": "adum1401brwz-rl-etched.glb",+      "model_3d_plain": "adum1401brwz-rl.glb",+      "model_3d_step": "adum1401brwz-rl-etched.step",+      "model_3d_step_plain": "adum1401brwz-rl.step",+      "lbr": "adum1401brwz-rl.lbr"+    },+    "distributor_links": {+      "lcsc": "C91762"+    },+    "pins": [+      {+        "number": "1",+        "name": "VDD1",+        "type": "power_in",+        "description": "Supply voltage for isolator side 1; operating range 2.7 V to 5.5 V."+      },+      {+        "number": "2",+        "name": "GND1",+        "type": "power_in",+        "description": "Ground reference for isolator side 1; internally connected to pin 8 and both should be connected to GND1."+      },+      {+        "number": "3",+        "name": "VIA",+        "type": "input",+        "description": "Logic input A accepting CMOS logic levels with high threshold 2.0 V (5V op) or 1.6 V (3V op) and low threshold 0.8 V (5V op) or 0.4 V (3V op)."+      },+      {+        "number": "4",+        "name": "VIB",+        "type": "input",+        "description": "Logic input B accepting CMOS logic levels with high threshold 2.0 V (5V op) or 1.6 V (3V op) and low threshold 0.8 V (5V op) or 0.4 V (3V op)."+      },+      {+        "number": "5",+        "name": "VIC",+        "type": "input",+        "description": "Logic input C accepting CMOS logic levels with high threshold 2.0 V (5V op) or 1.6 V (3V op) and low threshold 0.8 V (5V op) or 0.4 V (3V op)."+      },+      {+        "number": "6",+        "name": "VOD",+        "type": "tri_state",+        "description": "Logic output D providing isolated signal from VID input; output enabled when VE1 is high or floating, disabled to high impedance when VE1 is low."+      },+      {+        "number": "7",+        "name": "VE1",+        "type": "input",+        "description": "Output enable 1 (active high logic input) controlling VOD output; VOD enabled when high or floating, disabled when low."+      },+      {+        "number": "8",+        "name": "GND1",+        "type": "power_in",+        "description": "Ground reference for isolator side 1; internally connected to pin 2 and both should be connected to GND1."+      },+      {+        "number": "9",+        "name": "GND2",+        "type": "power_in",+        "description": "Ground reference for isolator side 2; internally connected to pin 15 and both should be connected to GND2."+      },+      {+        "number": "10",+        "name": "VE2",+        "type": "input",+        "description": "Output enable 2 (active high logic input) controlling VOA, VOB, VOC outputs; outputs enabled when high or floating, disabled when low."+      },+      {+        "number": "11",+        "name": "VID",+        "type": "input",+        "description": "Logic input D accepting CMOS logic levels with high threshold 2.0 V (5V op) or 1.6 V (3V op) and low threshold 0.8 V (5V op) or 0.4 V (3V op)."+      },+      {+        "number": "12",+        "name": "VOC",+        "type": "tri_state",+        "description": "Logic output C providing isolated signal from VIC input; output enabled when VE2 is high or floating, disabled to high impedance when VE2 is low."+      },+      {+        "number": "13",+        "name": "VOB",+        "type": "tri_state",+        "description": "Logic output B providing isolated signal from VIB input; output enabled when VE2 is high or floating, disabled to high impedance when VE2 is low."+      },+      {+        "number": "14",+        "name": "VOA",+        "type": "tri_state",+        "description": "Logic output A providing isolated signal from VIA input; output enabled when VE2 is high or floating, disabled to high impedance when VE2 is low."+      },+      {+        "number": "15",+        "name": "GND2",+        "type": "power_in",+        "description": "Ground reference for isolator side 2; internally connected to pin 9 and both should be connected to GND2."+      },+      {+        "number": "16",+        "name": "VDD2",+        "type": "power_in",+        "description": "Supply voltage for isolator side 2; operating range 2.7 V to 5.5 V."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.2",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.2",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-4-6",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 31,+        "cost_usd": 0.4232,+        "at": "2026-09-21T21:32:15"+      },+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586193098564755456",+        "pages": 31,+        "sha256": "416fb6e11b4027f6",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 16,+        "described": 16,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file