← Commit history

Set visibility: public

Ray ·e3928126f1 ·1mo ago ·parent b54b204
1 file changed +5−2
page.json+5−2
@@ -236,7 +236,7 @@         "number": "34",         "name": "RANGE/XCLK",         "type": "input",-        "description": "In hardware mode, analog input voltage range select input; when low, input voltage range is \u00b14 VREF; when high, input voltage range is \u00b12 VREF; in software mode, external conversion clock input (if CONFIG bit C29 = 1) or internal conversion clock output (if CONFIG bit C28 = 1); if not used, connect to DGND."+        "description": "In hardware mode, analog input voltage range select input; when low, input voltage range is ±4 VREF; when high, input voltage range is ±2 VREF; in software mode, external conversion clock input (if CONFIG bit C29 = 1) or internal conversion clock output (if CONFIG bit C28 = 1); if not used, connect to DGND."       },       {         "number": "35",@@ -496,5 +496,8 @@     "docs/ads8568spmr-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file