← Commit history

Initial commit: component/ads41b49irgzr

Ray ·ebc82da700 ·11h ago
2 files changed +532
README.mdadded+85
@@ -0,0 +1,85 @@+# ADS41B49IRGZR++**Texas Instruments** · Analog To Digital Converters (ADC) · VQFN-48-EP(7x7)++ADS41B49IRGZR from Texas Instruments, in a VQFN-48-EP(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | DRGND | power_in | Digital and output buffer ground. |+| 2 | DRVDD | power_in | 1.8-V digital and output buffer supply; absolute maximum range is -0.3 V to 2.1 V. |+| 3 | OVR_SDOUT | output | Out-of-range indicator after reset (READOUT = 0) and serial register readout pin when READOUT = 1; a 1.8-V CMOS output running off DRVDD. |+| 4 | CLKOUTM | output | Differential output clock, complement. |+| 5 | CLKOUTP | output | Differential output clock, true. |+| 6 | DFS | input | Data format select input that sets the data format (two's complement or offset binary) and the LVDS or CMOS output interface type. |+| 7 | OE | input | Output buffer enable input, active high; has an internal 100-kΩ pull-up resistor to DRVDD. |+| 8 | AVDD | power_in | 1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V. |+| 9 | AGND | power_in | Analog ground. |+| 10 | CLKP | input | Differential clock input, positive. |+| 11 | CLKM | input | Differential clock input, negative. |+| 12 | AGND | power_in | Analog ground. |+| 13 | VCM | output | Outputs the common-mode voltage that can be used externally to bias the analog input pins. |+| 14 | AGND | power_in | Analog ground. |+| 15 | INP | input | Differential analog input, positive; absolute input voltage range is -0.3 V to the minimum of 1.9 V or AVDD + 0.3 V. |+| 16 | INM | input | Differential analog input, negative; absolute input voltage range is -0.3 V to the minimum of 1.9 V or AVDD + 0.3 V. |+| 17 | AGND | power_in | Analog ground. |+| 18 | AVDD | power_in | 1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V. |+| 19 | AGND | power_in | Analog ground. |+| 20 | AVDD | power_in | 1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V. |+| 21 | AVDD_BUF | power_in | 3.3-V input buffer supply; absolute maximum range is -0.3 V to 3.9 V. |+| 22 | AVDD | power_in | 1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V. |+| 23 | RESERVED | input | Digital control pin reserved for future use. |+| 24 | AVDD | power_in | 1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V. |+| 25 | AGND | power_in | Analog ground. |+| 26 | AVDD | power_in | 1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V. |+| 27 | SEN | input | Serial interface enable input when RESET is low; when RESET is high it has no function and must be tied to AVDD (internal 180-kΩ pull-up to AVDD). |+| 28 | SDATA | input | Serial interface data input when RESET is low; when RESET is high it functions as the STANDBY control pin (internal 180-kΩ pull-down). |+| 29 | SCLK | input | Serial interface clock input when RESET is low; when RESET is high it must be tied to ground (internal 180-kΩ pull-down). |+| 30 | RESET | input | Serial interface reset input; a high pulse wider than 10 ns initializes the registers, and it has an internal 100-kΩ pull-down resistor. |+| 31 | NC | unconnected | Do not connect. |+| 32 | NC | unconnected | Do not connect. |+| 33 | D0_D1_M | output | Differential output data D0 and D1 multiplexed, complement. |+| 34 | D0_D1_P | output | Differential output data D0 and D1 multiplexed, true. |+| 35 | DRVDD | power_in | 1.8-V digital and output buffer supply; absolute maximum range is -0.3 V to 2.1 V. |+| 36 | DRGND | power_in | Digital and output buffer ground. |+| 37 | D2_D3_M | output | Differential output data D2 and D3 multiplexed, complement. |+| 38 | D2_D3_P | output | Differential output data D2 and D3 multiplexed, true. |+| 39 | D4_D5_M | output | Differential output data D4 and D5 multiplexed, complement. |+| 40 | D4_D5_P | output | Differential output data D4 and D5 multiplexed, true. |+| 41 | D6_D7_M | output | Differential output data D6 and D7 multiplexed, complement. |+| 42 | D6_D7_P | output | Differential output data D6 and D7 multiplexed, true. |+| 43 | D8_D9_M | output | Differential output data D8 and D9 multiplexed, complement. |+| 44 | D8_D9_P | output | Differential output data D8 and D9 multiplexed, true. |+| 45 | D10_D11_M | output | Differential output data D10 and D11 multiplexed, complement. |+| 46 | D10_D11_P | output | Differential output data D10 and D11 multiplexed, true. |+| 47 | D12_D13_M | output | Differential output data D12 and D13 multiplexed, complement. |+| 48 | D12_D13_P | output | Differential output data D12 and D13 multiplexed, true. |+| 49 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | VQFN-48-EP(7x7) |+| Category | Data Acquisition |+| Pins | 49 |++## CAD (KiCad official)++- Symbol: `ADS41B49IRGZR`+- Footprint: `Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm`+- 3D model: VQFN-48-EP(7x7) (KiCad packages3D, STEP)+- 3D model files: `ads41b49irgzr-etched.step` / `ads41b49irgzr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ads41b49irgzr.step` / `ads41b49irgzr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/ads41b29) (60 pp, sha256 `15091f6f2adf57af`, retrieved 2026-10-08, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/ads41b49irgzr-datasheet.pdf)
page.jsonadded+447
@@ -0,0 +1,447 @@+{+  "slug": "ads41b49irgzr",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Analog To Digital Converters (ADC), VQFN-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "data acquisition",+    "ads41b49irgzr",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "ads41b49irgzr.kicad_sym",+    "ads41b49irgzr.kicad_mod",+    "ads41b49irgzr.glb",+    "ads41b49irgzr.step",+    "ads41b49irgzr.lbr",+    "docs/hero.png",+    "docs/ads41b49irgzr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "ads41b49irgzr-hero.glb",+    "ads41b49irgzr-hero.overlay.json"+  ],+  "component": {+    "mpn": "ADS41B49IRGZR",+    "manufacturer": "Texas Instruments",+    "package": "VQFN-48-EP(7x7)",+    "pin_count": 49,+    "category": "Data Acquisition",+    "subcategory": "Analog To Digital Converters (ADC)",+    "datasheet": "https://www.ti.com/cn/lit/gpn/ads41b29",+    "parts": {+      "symbol": "ads41b49irgzr.kicad_sym",+      "footprint": "ads41b49irgzr.kicad_mod",+      "model_3d": "ads41b49irgzr-hero.glb",+      "model_3d_plain": "ads41b49irgzr.glb",+      "model_3d_step": "ads41b49irgzr-etched.step",+      "model_3d_step_plain": "ads41b49irgzr.step",+      "lbr": "ads41b49irgzr.lbr"+    },+    "distributor_links": {+      "lcsc": "C2670895",+      "digikey": "ADS41B49IRGZR-ND",+      "mouser": "595-ADS41B49IRGZR"+    },+    "distributor_check": {+      "checked_at": "2026-10-08T19:28:25Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "ADS41B49IRGZR-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "595-ADS41B49IRGZR",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "DRGND",+        "type": "power_in",+        "description": "Digital and output buffer ground."+      },+      {+        "number": "2",+        "name": "DRVDD",+        "type": "power_in",+        "description": "1.8-V digital and output buffer supply; absolute maximum range is -0.3 V to 2.1 V."+      },+      {+        "number": "3",+        "name": "OVR_SDOUT",+        "type": "output",+        "description": "Out-of-range indicator after reset (READOUT = 0) and serial register readout pin when READOUT = 1; a 1.8-V CMOS output running off DRVDD."+      },+      {+        "number": "4",+        "name": "CLKOUTM",+        "type": "output",+        "description": "Differential output clock, complement."+      },+      {+        "number": "5",+        "name": "CLKOUTP",+        "type": "output",+        "description": "Differential output clock, true."+      },+      {+        "number": "6",+        "name": "DFS",+        "type": "input",+        "description": "Data format select input that sets the data format (two's complement or offset binary) and the LVDS or CMOS output interface type."+      },+      {+        "number": "7",+        "name": "OE",+        "type": "input",+        "description": "Output buffer enable input, active high; has an internal 100-kΩ pull-up resistor to DRVDD."+      },+      {+        "number": "8",+        "name": "AVDD",+        "type": "power_in",+        "description": "1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V."+      },+      {+        "number": "9",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground."+      },+      {+        "number": "10",+        "name": "CLKP",+        "type": "input",+        "description": "Differential clock input, positive."+      },+      {+        "number": "11",+        "name": "CLKM",+        "type": "input",+        "description": "Differential clock input, negative."+      },+      {+        "number": "12",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground."+      },+      {+        "number": "13",+        "name": "VCM",+        "type": "output",+        "description": "Outputs the common-mode voltage that can be used externally to bias the analog input pins."+      },+      {+        "number": "14",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground."+      },+      {+        "number": "15",+        "name": "INP",+        "type": "input",+        "description": "Differential analog input, positive; absolute input voltage range is -0.3 V to the minimum of 1.9 V or AVDD + 0.3 V."+      },+      {+        "number": "16",+        "name": "INM",+        "type": "input",+        "description": "Differential analog input, negative; absolute input voltage range is -0.3 V to the minimum of 1.9 V or AVDD + 0.3 V."+      },+      {+        "number": "17",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground."+      },+      {+        "number": "18",+        "name": "AVDD",+        "type": "power_in",+        "description": "1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V."+      },+      {+        "number": "19",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground."+      },+      {+        "number": "20",+        "name": "AVDD",+        "type": "power_in",+        "description": "1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V."+      },+      {+        "number": "21",+        "name": "AVDD_BUF",+        "type": "power_in",+        "description": "3.3-V input buffer supply; absolute maximum range is -0.3 V to 3.9 V."+      },+      {+        "number": "22",+        "name": "AVDD",+        "type": "power_in",+        "description": "1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V."+      },+      {+        "number": "23",+        "name": "RESERVED",+        "type": "input",+        "description": "Digital control pin reserved for future use."+      },+      {+        "number": "24",+        "name": "AVDD",+        "type": "power_in",+        "description": "1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V."+      },+      {+        "number": "25",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground."+      },+      {+        "number": "26",+        "name": "AVDD",+        "type": "power_in",+        "description": "1.8-V analog power supply; absolute maximum range is -0.3 V to 2.1 V."+      },+      {+        "number": "27",+        "name": "SEN",+        "type": "input",+        "description": "Serial interface enable input when RESET is low; when RESET is high it has no function and must be tied to AVDD (internal 180-kΩ pull-up to AVDD)."+      },+      {+        "number": "28",+        "name": "SDATA",+        "type": "input",+        "description": "Serial interface data input when RESET is low; when RESET is high it functions as the STANDBY control pin (internal 180-kΩ pull-down)."+      },+      {+        "number": "29",+        "name": "SCLK",+        "type": "input",+        "description": "Serial interface clock input when RESET is low; when RESET is high it must be tied to ground (internal 180-kΩ pull-down)."+      },+      {+        "number": "30",+        "name": "RESET",+        "type": "input",+        "description": "Serial interface reset input; a high pulse wider than 10 ns initializes the registers, and it has an internal 100-kΩ pull-down resistor."+      },+      {+        "number": "31",+        "name": "NC",+        "type": "unconnected",+        "description": "Do not connect."+      },+      {+        "number": "32",+        "name": "NC",+        "type": "unconnected",+        "description": "Do not connect."+      },+      {+        "number": "33",+        "name": "D0_D1_M",+        "type": "output",+        "description": "Differential output data D0 and D1 multiplexed, complement."+      },+      {+        "number": "34",+        "name": "D0_D1_P",+        "type": "output",+        "description": "Differential output data D0 and D1 multiplexed, true."+      },+      {+        "number": "35",+        "name": "DRVDD",+        "type": "power_in",+        "description": "1.8-V digital and output buffer supply; absolute maximum range is -0.3 V to 2.1 V."+      },+      {+        "number": "36",+        "name": "DRGND",+        "type": "power_in",+        "description": "Digital and output buffer ground."+      },+      {+        "number": "37",+        "name": "D2_D3_M",+        "type": "output",+        "description": "Differential output data D2 and D3 multiplexed, complement."+      },+      {+        "number": "38",+        "name": "D2_D3_P",+        "type": "output",+        "description": "Differential output data D2 and D3 multiplexed, true."+      },+      {+        "number": "39",+        "name": "D4_D5_M",+        "type": "output",+        "description": "Differential output data D4 and D5 multiplexed, complement."+      },+      {+        "number": "40",+        "name": "D4_D5_P",+        "type": "output",+        "description": "Differential output data D4 and D5 multiplexed, true."+      },+      {+        "number": "41",+        "name": "D6_D7_M",+        "type": "output",+        "description": "Differential output data D6 and D7 multiplexed, complement."+      },+      {+        "number": "42",+        "name": "D6_D7_P",+        "type": "output",+        "description": "Differential output data D6 and D7 multiplexed, true."+      },+      {+        "number": "43",+        "name": "D8_D9_M",+        "type": "output",+        "description": "Differential output data D8 and D9 multiplexed, complement."+      },+      {+        "number": "44",+        "name": "D8_D9_P",+        "type": "output",+        "description": "Differential output data D8 and D9 multiplexed, true."+      },+      {+        "number": "45",+        "name": "D10_D11_M",+        "type": "output",+        "description": "Differential output data D10 and D11 multiplexed, complement."+      },+      {+        "number": "46",+        "name": "D10_D11_P",+        "type": "output",+        "description": "Differential output data D10 and D11 multiplexed, true."+      },+      {+        "number": "47",+        "name": "D12_D13_M",+        "type": "output",+        "description": "Differential output data D12 and D13 multiplexed, complement."+      },+      {+        "number": "48",+        "name": "D12_D13_P",+        "type": "output",+        "description": "Differential output data D12 and D13 multiplexed, true."+      },+      {+        "number": "49",+        "name": "EP",+        "type": "passive",+        "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-5-5",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "extractor flagged: The package hint says VQFN-48-EP(7x7). The datasheet describes this as the 48-pin VQFN (RGZ), 7 mm x; The pin table covers the ADS41B49 with the LVDS output interface (pin diagram on page 4). Output pin; Pins 31 and 32 are NC for the ADS41B49. The text lists NC on pins 31-34 for the ADS41B29, so the ADS",+          "exposed pad 49 added from the footprint"+        ],+        "pages_sent": 15,+        "cost_usd": 0.1142,+        "at": "2026-10-08T19:28:05"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/ads41b29",+        "pages": 60,+        "sha256": "15091f6f2adf57af",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 49,+        "described": 49,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    },+    "models_3d": [+      {+        "file": "ads41b49irgzr.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          7,+          7,+          0.77+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "f2b38b0b4bf967c77e683e8d4599608b9f0503055ec535b93c4ebb5d0163e916",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "ads41b49irgzr-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          7,+          7,+          0.77+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "5c66d71ff728bec75a7a3283a0348324109104691d77dc961a7df3fa78047d09",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file