AI Flow
Public Made by Adomby adom
Adom's AI Flow: a tool to help the AI follow all of the steps it takes to build a board.
gate ignores the planned pours: a pour-only power net (one-layer board) reads as hundreds of unconnected pads
Version: adom-aiflow 0.2.56 (local build 0.2.56+noah.1), KiCad 10.0.6 kicad-cli in the container, task-owned KiCad 10.0.4 editor on Windows 11.
What I ran: on a one-copper-layer board (all copper on F.Cu, no vias, +5V and GND reach every pad only through two F.Cu pours), pour then gate --plan aiflow/plan-route-ai.json.
What happened: OK: pours planned: 2 zones (0 keepouts), 0 vias, then the gate says
FINDINGS (suggestions, nothing is blocked): gate failed: 0 new DRC errors, 375 unconnected (inherited 0) and lists GND and +5V pads such as ["PTH pad 1 [GND] of MP3","PTH pad 1 [GND] of MP1"]. The routed board the gate checks (<run>/board-routed.kicad_pcb) has only the board's own rule areas: the planned pours from plan-pours.json are not in it, so every pad the pours join reads as unconnected.
Expected: the gate fills the planned pours (plan-pours.json) before its DRC, or leaves pads that the planned pours join out of the unconnected count, so a board whose power nets are pour-only can pass the gate before land pours.
Repro: noah/adam-telle-nameplate run (private), rev B: design/single_layer.py --proof builds the same board offline with the pours filled and kicad-cli DRC reports 0 unconnected; the gate on the same plan reports 375.
Workaround: land the route anyway (the gate is a suggestion) and check unconnected after land pours.