← Commit history

Initial commit: component/ad7998bruz-1

Ray ·4f3538ff1c ·1mo ago
2 files changed +269
README.mdadded+56
@@ -0,0 +1,56 @@+# AD7998BRUZ-1++**Analog Devices** · Analog To Digital Converters (ADCs) · TSSOP-20++AD7998BRUZ-1 from Analog Devices, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | AGND | power_in | Analog ground reference point for all circuitry; all analog input signals must be referred to this AGND voltage. |+| 2 | VDD | power_in | Power supply input with specified voltage range of 2.7 V to 5.5 V. |+| 3 | AGND | power_in | Analog ground reference point for all circuitry; all analog input signals must be referred to this AGND voltage. |+| 4 | AGND | power_in | Analog ground reference point for all circuitry; all analog input signals must be referred to this AGND voltage. |+| 5 | VDD | power_in | Power supply input with specified voltage range of 2.7 V to 5.5 V. |+| 6 | REFIN | input | External voltage reference input with range 1.2 V to VDD, requiring 0.1 µF and 1 µF decoupling capacitors to AGND. |+| 7 | VIN1 | input | Single-ended analog input channel 1 with input range of 0 V to REFIN. |+| 8 | VIN3 | input | Single-ended analog input channel 3 with input range of 0 V to REFIN. |+| 9 | VIN5 | input | Single-ended analog input channel 5 with input range of 0 V to REFIN. |+| 10 | VIN7 | input | Single-ended analog input channel 7 with input range of 0 V to REFIN. |+| 11 | VIN8 | input | Single-ended analog input channel 8 with input range of 0 V to REFIN. |+| 12 | VIN6 | input | Single-ended analog input channel 6 with input range of 0 V to REFIN. |+| 13 | VIN4 | input | Single-ended analog input channel 4 with input range of 0 V to REFIN. |+| 14 | VIN2 | input | Single-ended analog input channel 2 with input range of 0 V to REFIN. |+| 15 | AS | input | Address select logic input for configuring one of three I2C addresses by connection to AGND, VDD, or floating. |+| 16 | CONVST | input | Edge-triggered conversion start logic input; rising edge powers up device with minimum 1 µs pulse width, falling edge initiates conversion. |+| 17 | ALERT/BUSY | output | Open-drain digital output selectable as ALERT output for limit violation indication or BUSY output for conversion status monitoring. |+| 18 | SDA | bidirectional | Serial bus bidirectional data line with open-drain output capability requiring external pull-up resistor. |+| 19 | SCL | input | Serial bus clock input with open-drain capability requiring external pull-up resistor. |+| 20 | AGND | power_in | Analog ground reference point for all circuitry; all analog input signals must be referred to this AGND voltage. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Analog Devices |+| Package | TSSOP-20 |+| Category | ADC/DAC/Data Conversion |+| Pins | 20 |++## CAD (KiCad official)++- Symbol: `AD7998BRUZ-1`+- Footprint: `Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm`+- 3D model: TSSOP-20 (KiCad packages3D, STEP)+- 3D model files: `ad7998bruz-1-etched.step` / `ad7998bruz-1-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ad7998bruz-1.step` / `ad7998bruz-1.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Analog Devices datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588884846018514944) (32 pp, sha256 `081ef00889049a99`, retrieved 2026-09-18, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-4-6` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/ad7998bruz-1-datasheet.pdf)
page.jsonadded+213
@@ -0,0 +1,213 @@+{+  "slug": "ad7998bruz-1",+  "version": "0.1.0",+  "type": "component",+  "description": "Analog Devices Analog To Digital Converters (ADCs), TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "adc-dac-data conversion",+    "ad7998bruz-1",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "ad7998bruz-1.kicad_sym",+    "ad7998bruz-1.kicad_mod",+    "ad7998bruz-1.glb",+    "ad7998bruz-1.step",+    "ad7998bruz-1.lbr",+    "docs/hero.png",+    "docs/ad7998bruz-1-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "AD7998BRUZ-1",+    "manufacturer": "Analog Devices",+    "package": "TSSOP-20",+    "pin_count": 20,+    "category": "ADC/DAC/Data Conversion",+    "subcategory": "Analog To Digital Converters (ADCs)",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588884846018514944",+    "parts": {+      "symbol": "ad7998bruz-1.kicad_sym",+      "footprint": "ad7998bruz-1.kicad_mod",+      "model_3d": "ad7998bruz-1-etched.glb",+      "model_3d_plain": "ad7998bruz-1.glb",+      "model_3d_step": "ad7998bruz-1-etched.step",+      "model_3d_step_plain": "ad7998bruz-1.step",+      "lbr": "ad7998bruz-1.lbr"+    },+    "distributor_links": {+      "lcsc": "C459908"+    },+    "pins": [+      {+        "number": "1",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground reference point for all circuitry; all analog input signals must be referred to this AGND voltage."+      },+      {+        "number": "2",+        "name": "VDD",+        "type": "power_in",+        "description": "Power supply input with specified voltage range of 2.7 V to 5.5 V."+      },+      {+        "number": "3",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground reference point for all circuitry; all analog input signals must be referred to this AGND voltage."+      },+      {+        "number": "4",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground reference point for all circuitry; all analog input signals must be referred to this AGND voltage."+      },+      {+        "number": "5",+        "name": "VDD",+        "type": "power_in",+        "description": "Power supply input with specified voltage range of 2.7 V to 5.5 V."+      },+      {+        "number": "6",+        "name": "REFIN",+        "type": "input",+        "description": "External voltage reference input with range 1.2 V to VDD, requiring 0.1 µF and 1 µF decoupling capacitors to AGND."+      },+      {+        "number": "7",+        "name": "VIN1",+        "type": "input",+        "description": "Single-ended analog input channel 1 with input range of 0 V to REFIN."+      },+      {+        "number": "8",+        "name": "VIN3",+        "type": "input",+        "description": "Single-ended analog input channel 3 with input range of 0 V to REFIN."+      },+      {+        "number": "9",+        "name": "VIN5",+        "type": "input",+        "description": "Single-ended analog input channel 5 with input range of 0 V to REFIN."+      },+      {+        "number": "10",+        "name": "VIN7",+        "type": "input",+        "description": "Single-ended analog input channel 7 with input range of 0 V to REFIN."+      },+      {+        "number": "11",+        "name": "VIN8",+        "type": "input",+        "description": "Single-ended analog input channel 8 with input range of 0 V to REFIN."+      },+      {+        "number": "12",+        "name": "VIN6",+        "type": "input",+        "description": "Single-ended analog input channel 6 with input range of 0 V to REFIN."+      },+      {+        "number": "13",+        "name": "VIN4",+        "type": "input",+        "description": "Single-ended analog input channel 4 with input range of 0 V to REFIN."+      },+      {+        "number": "14",+        "name": "VIN2",+        "type": "input",+        "description": "Single-ended analog input channel 2 with input range of 0 V to REFIN."+      },+      {+        "number": "15",+        "name": "AS",+        "type": "input",+        "description": "Address select logic input for configuring one of three I2C addresses by connection to AGND, VDD, or floating."+      },+      {+        "number": "16",+        "name": "CONVST",+        "type": "input",+        "description": "Edge-triggered conversion start logic input; rising edge powers up device with minimum 1 µs pulse width, falling edge initiates conversion."+      },+      {+        "number": "17",+        "name": "ALERT/BUSY",+        "type": "output",+        "description": "Open-drain digital output selectable as ALERT output for limit violation indication or BUSY output for conversion status monitoring."+      },+      {+        "number": "18",+        "name": "SDA",+        "type": "bidirectional",+        "description": "Serial bus bidirectional data line with open-drain output capability requiring external pull-up resistor."+      },+      {+        "number": "19",+        "name": "SCL",+        "type": "input",+        "description": "Serial bus clock input with open-drain capability requiring external pull-up resistor."+      },+      {+        "number": "20",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground reference point for all circuitry; all analog input signals must be referred to this AGND voltage."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.2",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.2",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-4-6",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 32,+        "cost_usd": 0.3813,+        "at": "2026-09-18T00:03:20"+      },+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588884846018514944",+        "pages": 32,+        "sha256": "081ef00889049a99",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 20,+        "described": 20,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file