← Commit history

Initial commit: component/ad5242brz100-reel7

Ray ·a5da84f179 ·1mo ago
2 files changed +241
README.mdadded+52
@@ -0,0 +1,52 @@+# AD5242BRZ100-REEL7++**Analog Devices** · Digital Potentiometers · SOIC-16++AD5242BRZ100-REEL7 from Analog Devices, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | O1 | output | Logic Output Terminal O1; drives digital loads, logic gates, LED drivers, and analog switches with push-pull MOSFET output stage capable of sourcing 40 µA or sinking 1.6 mA. |+| 2 | A1 | passive | Resistor Terminal A1 for channel 1; accepts voltage from VSS to VDD with 45 pF parasitic capacitance to ground and 1 nA common-mode leakage current. |+| 3 | W1 | passive | Wiper Terminal W1 for channel 1; selects voltage divider output between A1 and B1 with 60 pF parasitic capacitance and 60 Ω to 120 Ω wiper resistance. |+| 4 | B1 | passive | Resistor Terminal B1 for channel 1; accepts voltage from VSS to VDD with 45 pF parasitic capacitance to ground and 1 nA common-mode leakage current. |+| 5 | VDD | power_in | Positive Power Supply; 2.7 V to 5.5 V for single-supply operation or ±2.3 V to ±2.7 V for dual-supply operation; draws 0.1 µA to 50 µA typical. |+| 6 | SHDN | input | Active low asynchronous shutdown control; connects wiper W to terminal B and opens circuit at terminal A with RDAC register contents preserved; should tie to VDD if not used. |+| 7 | SCL | input | Serial Clock Input for I2C interface; 400 kHz maximum clock frequency with 1.3 µs minimum low period and 0.6 µs to 50 µs high period. |+| 8 | SDA | bidirectional | Serial Data Input/Output for I2C interface; open-drain output with 0.4 V to 0.6 V logic low (IOL 3 mA to 6 mA) and 4 V logic high. |+| 9 | AD0 | input | Programmable Address Bit AD0 for multiple device bus decoding; combined with AD1 to provide four possible I2C slave addresses (logic low 0 V to 0.8 V, high 2.4 V to VDD at VDD = 5 V). |+| 10 | AD1 | input | Programmable Address Bit AD1 for multiple device bus decoding; combined with AD0 to provide four possible I2C slave addresses (logic low 0 V to 0.8 V, high 2.4 V to VDD at VDD = 5 V). |+| 11 | DGND | power_in | Digital Ground; common ground reference for digital I2C interface, logic inputs, and logic outputs. |+| 12 | VSS | power_in | Negative Power Supply; 0 V to −2.7 V for dual-supply operation or ground reference (0 V) for single-supply operation; draws −50 µA to +0.1 µA typical. |+| 13 | O2 | output | Logic Output Terminal O2; drives digital loads, logic gates, LED drivers, and analog switches with push-pull MOSFET output stage capable of sourcing 40 µA or sinking 1.6 mA. |+| 14 | B2 | passive | Resistor Terminal B2 for channel 2; accepts voltage from VSS to VDD with 45 pF parasitic capacitance to ground and 1 nA common-mode leakage current. |+| 15 | W2 | passive | Wiper Terminal W2 for channel 2; selects voltage divider output between A2 and B2 with 60 pF parasitic capacitance and 60 Ω to 120 Ω wiper resistance. |+| 16 | A2 | passive | Resistor Terminal A2 for channel 2; accepts voltage from VSS to VDD with 45 pF parasitic capacitance to ground and 1 nA common-mode leakage current. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Analog Devices |+| Package | SOIC-16 |+| Category | Data Acquisition |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `AD5242BRZ100-REEL7`+- Footprint: `Package_SO:SOIC-16_3.9x9.9mm_P1.27mm`+- 3D model: SOIC-16 (KiCad packages3D, STEP)+- 3D model files: `ad5242brz100-reel7-etched.step` / `ad5242brz100-reel7-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ad5242brz100-reel7.step` / `ad5242brz100-reel7.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Analog Devices datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589801155325816832) (17 pp, sha256 `a1b94aea15a8670b`, retrieved 2026-09-17, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-4-6` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/ad5242brz100-reel7-datasheet.pdf)
page.jsonadded+189
@@ -0,0 +1,189 @@+{+  "slug": "ad5242brz100-reel7",+  "version": "0.1.0",+  "type": "component",+  "description": "Analog Devices Digital Potentiometers, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "data acquisition",+    "ad5242brz100-reel7",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "ad5242brz100-reel7.kicad_sym",+    "ad5242brz100-reel7.kicad_mod",+    "ad5242brz100-reel7.glb",+    "ad5242brz100-reel7.step",+    "ad5242brz100-reel7.lbr",+    "docs/hero.png",+    "docs/ad5242brz100-reel7-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "AD5242BRZ100-REEL7",+    "manufacturer": "Analog Devices",+    "package": "SOIC-16",+    "pin_count": 16,+    "category": "Data Acquisition",+    "subcategory": "Digital Potentiometers",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589801155325816832",+    "parts": {+      "symbol": "ad5242brz100-reel7.kicad_sym",+      "footprint": "ad5242brz100-reel7.kicad_mod",+      "model_3d": "ad5242brz100-reel7-etched.glb",+      "model_3d_plain": "ad5242brz100-reel7.glb",+      "model_3d_step": "ad5242brz100-reel7-etched.step",+      "model_3d_step_plain": "ad5242brz100-reel7.step",+      "lbr": "ad5242brz100-reel7.lbr"+    },+    "distributor_links": {+      "lcsc": "C649395"+    },+    "pins": [+      {+        "number": "1",+        "name": "O1",+        "type": "output",+        "description": "Logic Output Terminal O1; drives digital loads, logic gates, LED drivers, and analog switches with push-pull MOSFET output stage capable of sourcing 40 µA or sinking 1.6 mA."+      },+      {+        "number": "2",+        "name": "A1",+        "type": "passive",+        "description": "Resistor Terminal A1 for channel 1; accepts voltage from VSS to VDD with 45 pF parasitic capacitance to ground and 1 nA common-mode leakage current."+      },+      {+        "number": "3",+        "name": "W1",+        "type": "passive",+        "description": "Wiper Terminal W1 for channel 1; selects voltage divider output between A1 and B1 with 60 pF parasitic capacitance and 60 Ω to 120 Ω wiper resistance."+      },+      {+        "number": "4",+        "name": "B1",+        "type": "passive",+        "description": "Resistor Terminal B1 for channel 1; accepts voltage from VSS to VDD with 45 pF parasitic capacitance to ground and 1 nA common-mode leakage current."+      },+      {+        "number": "5",+        "name": "VDD",+        "type": "power_in",+        "description": "Positive Power Supply; 2.7 V to 5.5 V for single-supply operation or ±2.3 V to ±2.7 V for dual-supply operation; draws 0.1 µA to 50 µA typical."+      },+      {+        "number": "6",+        "name": "SHDN",+        "type": "input",+        "description": "Active low asynchronous shutdown control; connects wiper W to terminal B and opens circuit at terminal A with RDAC register contents preserved; should tie to VDD if not used."+      },+      {+        "number": "7",+        "name": "SCL",+        "type": "input",+        "description": "Serial Clock Input for I2C interface; 400 kHz maximum clock frequency with 1.3 µs minimum low period and 0.6 µs to 50 µs high period."+      },+      {+        "number": "8",+        "name": "SDA",+        "type": "bidirectional",+        "description": "Serial Data Input/Output for I2C interface; open-drain output with 0.4 V to 0.6 V logic low (IOL 3 mA to 6 mA) and 4 V logic high."+      },+      {+        "number": "9",+        "name": "AD0",+        "type": "input",+        "description": "Programmable Address Bit AD0 for multiple device bus decoding; combined with AD1 to provide four possible I2C slave addresses (logic low 0 V to 0.8 V, high 2.4 V to VDD at VDD = 5 V)."+      },+      {+        "number": "10",+        "name": "AD1",+        "type": "input",+        "description": "Programmable Address Bit AD1 for multiple device bus decoding; combined with AD0 to provide four possible I2C slave addresses (logic low 0 V to 0.8 V, high 2.4 V to VDD at VDD = 5 V)."+      },+      {+        "number": "11",+        "name": "DGND",+        "type": "power_in",+        "description": "Digital Ground; common ground reference for digital I2C interface, logic inputs, and logic outputs."+      },+      {+        "number": "12",+        "name": "VSS",+        "type": "power_in",+        "description": "Negative Power Supply; 0 V to −2.7 V for dual-supply operation or ground reference (0 V) for single-supply operation; draws −50 µA to +0.1 µA typical."+      },+      {+        "number": "13",+        "name": "O2",+        "type": "output",+        "description": "Logic Output Terminal O2; drives digital loads, logic gates, LED drivers, and analog switches with push-pull MOSFET output stage capable of sourcing 40 µA or sinking 1.6 mA."+      },+      {+        "number": "14",+        "name": "B2",+        "type": "passive",+        "description": "Resistor Terminal B2 for channel 2; accepts voltage from VSS to VDD with 45 pF parasitic capacitance to ground and 1 nA common-mode leakage current."+      },+      {+        "number": "15",+        "name": "W2",+        "type": "passive",+        "description": "Wiper Terminal W2 for channel 2; selects voltage divider output between A2 and B2 with 60 pF parasitic capacitance and 60 Ω to 120 Ω wiper resistance."+      },+      {+        "number": "16",+        "name": "A2",+        "type": "passive",+        "description": "Resistor Terminal A2 for channel 2; accepts voltage from VSS to VDD with 45 pF parasitic capacitance to ground and 1 nA common-mode leakage current."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.2",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.2",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-4-6",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 17,+        "cost_usd": 0.1956,+        "at": "2026-09-17T22:10:35"+      },+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589801155325816832",+        "pages": 17,+        "sha256": "a1b94aea15a8670b",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 16,+        "described": 16,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file